The Hardware Book (WinHelp32)



Welcome to the Hardware Book. Your electronic reference guide. Created and maintained by Joakim Ögren. This is the WinHelp version for Windows 95 and Windows NT v4.0. You'll find the online version at <u>http://www.blackdown.org/~hwb/hwb.html.</u> Current version 1.2.

Converted from HTML 1997-09-07.

0011101				
C. []	Connectors	Pinouts for connectors, buses etc.		
Top 10	Connectors Top 10	Too many? These are the most common.		
Ň	Cables	How to build serial cables and many other cables.		
A.	Adapters	How to build adapters.		
-5	Circuits	Coming soon.		
	<u>Misc</u>	Misc information (active filters etc).		
	Tables	Misc tables with info. (AWG)		
• 🚯 •	WWW Links	Links to other electronic resources.		
	Download	Download a WinHelp or HTML version for offline viewing.		
NELS	HwB-News	Subscribe to the HwB Newsletter! Info about updates etc.		
DEAD	Wanted	Information I'm currently looking for.		
???	About	Who did this? And why?		
(C) Joshim Özren 1006 1007				

(C) <u>Joakim Ögren</u> 1996,1997

This is the URL for the WWW page:

http://www.blackdown.org/~hwb/hwb.html

Open this address in your WWW browser.

Connector Menu



What does the the information that is listed for each connector mean? See the tutorial.

Buses:

- ISA UPDATED (Technical)
- UPDATED
- EISA (Technical)
- PCI (Technical)
- VESA LocalBus (VLB) (Technical)
- <u>CompactPCI</u> (Technical)
- IndustrialPCI
- SmallPCI
- <u>Miniature Card</u> (Technical)
- NuBus
- <u>NuBus</u> 90
- Zorro II
- Zorro II/III
- <u>CPU-port</u> (A1200)
- Ramex (A1000)
- <u>Video Expansión (Amiga)</u>
- <u>CD</u>32 Expansion
- CardBus
- PC Card
- PC Card ATA
- PCMCIA
- CompactFlash
- C-bus II
- SSFDC
- <u>PC-104</u>
- Unibus NEW

Serial In/Out:

- <u>RS-232</u> UPDATED
- Serial (PC 9)
- Serial (PC 25)
- Serial (Amiga 1000)
- Serial (Amiga)
- Serial (MSX)

- <u>Serial (Printer)</u> NEW
- DEC Dual RS-232
- Macintosh RS-422
- <u>RS-422</u> NEW
- Macintosh Serial
- C64 RS232 User Port
- DEC DLV11-J Serial
- <u>Cisco Console Port</u>
- RocketPort Serialport
- CoCo Serial Printer
- Conrad Electronics MM3610D

Parallel In/Out:

- Parallel (PC)
- Parallel (Amiga) UPDATED
- Parallel (Amiga 1000)
- ECP Parallel UPDATED (Technical)
- <u>Centronics Printer</u>
- MSX Parallel
- Parallel (Olivetti M10)
- Amstrad CPC6128 Printer Port VPDATED

Misc In/Out:

- Universal Serial Bus (USB) (Technical)
- BeBox GeekPort
- C64/C16/C116/+4 Serial I/O
- Atari ACSI DMA

Video:

- VGA (VESA DDC)
- <u>VGA (15)</u>
- <u>VGA (9)</u>
- <u>CGA</u>
- <u>EGA</u>
- PGA
- MDA (Hercules)
- VESA Feature
- Macintosh Video
- Amiga Video
- RF Monitor (Amiga 1000)
- CDTV Video Slot
- PlayStation A/V
- Commodore 1084 & 1084S (Analog)
- Commodore 1084 & 1084S (Digital)
- <u>Commodore 1084d & 1084dS</u>
- Atari Jaguar A/V

- <u>SNES Video</u>
- <u>NeoGeo Audio/Video</u>
 <u>uppaten</u>
- Amstrad CPC6128 Monitor UPDATED
- Amstrad CPC6128 Plus Monitor UPDRTED
- Atari ST Monitor
- Sun Video
- ZX Spectrum 128 RGB
- <u>3b1-7300 Video</u>
- CM-8/CoCo RGB
- AT&T 53D410
- AT&T 6300 Taxan Monitor
- AT&T PC6300
- Vic 20 Video
- <u>C64 Audio/Video</u>
- C65 Video
- C128 RGBI
- <u>C128/C64C</u> Video
- <u>C16/C116/+4</u>
- CBM 1902A
- Spectravideo SVI318/328 Audio/Video

Joysticks/Mouses:

- PC Gameport
- PC Gameport+MIDI
- Amiga Mouse/Joy
- <u>C64 Control Port</u>
- C16/C116/+4 Joystick
- MSX Joystick
- SGI Mouse (Model 021-0004-002)
- Macintosh Mouse
- Atari Mouse/Joy
- Atari Enhanced Joystick
- Atari 2600 Joystick
- <u>Atari 6200 Joystick</u>
- <u>Atari 7800 Joystick</u>
- <u>Amstrad Digital/Joystick</u>
 <u>UPDATED</u>
- <u>NeoGeo Joystick</u>

Keyboards:

- Keyboard (5 PC)
- Keyboard (6 PC)
- Keyboard (XT)
- Keyboard (5 Amiga)
- Keyboard (6 Amiga)
- Keyboard (Amiga CD32)
- Macintosh Keyboard

AT&T 6300 Keyboard

Diskdrives:

- Internal Diskdrive
- <u>8" Floppy Diskdrive</u>
- <u>External Diskdrive (Amiga)</u>
- MSX External Diskdrive
- Amstrad CPC6128 Diskdrive 2
- Amstrad CPC6128 Plus External Diskdrive
 PROFILE
- Macintosh External Drive
- Atari Floppy Port

Harddrives:

- SCSI Internal (Single-ended)
- <u>SCSI Internal (Differential)</u>
- <u>SCSI External Centronics 50 (Single-ended)</u>
- <u>SCSI External Centronics 50 (Differential)</u>
- <u>SCSI-II External Hi D-Sub Connector (Single-ended)</u>
- SCSI-II External Hi D-Sub Connector (Differential)
- <u>SCSI External D-Sub (Future Domain)</u>
- SCSI External D-Sub (PC/Amiga/Mac)
- Novell and Procomp External SCSI UPDATED
- IDE Internal UPDATED
- ATA Internal
- ATA (44) Internal
- <u>ESDI</u>
- <u>ST506/412</u>
- Paravision SX-1 External IDE

Misc data storage:

- <u>Mitsumi CD-ROM</u>
- Panasonic CD-ROM
- Sony CD-ROM
- <u>C64 Cassette</u>
- <u>C16/C116/+4</u> Cassette
- <u>CoCo Cassette</u>
- MSX Cassette
- Spectravideo SVI318/328 Cassette UPDATED
- Amstrad CPC6128 Tape UPDATED

Memories:

- <u>30 pin SIMM</u>
- <u>72 pin SIMM</u>
- <u>72 pin ECC SIMM</u>
- 72 pin SO DIMM UPDATED
- <u>144 pin SO DIMM</u>

- <u>168 pin DRAM DIMM (Unbuffered)</u>
- <u>168 pin SDRAM DIMM (Unbuffered)</u>
- CDTV Memory Card
- SmartCard AFNOR
- SmartCard ISO 7816-2
- SmartCard ISO

Home audio/video:

- <u>SCART</u>
- <u>S-Video</u>
- DIN Audio
- <u>3.5 mm Mono Telephone plug</u>
- <u>3.5 mm Stereo Telephone plug</u>
- 6.25 mm Mono Telephone plug
- 6.25 mm Stereo Telephone plug

PC motherboards:

- <u>5.25" Power</u> UPDATED
- <u>3.5" Power</u>
- Motherboard Power
- Turbo LED
- AT Backup Battery
- AT LED/Keylock
- PC-Speaker
- Motherboard IrDA
- Motherboard CPU Cooling fan UPDATED

Networking:

- Ethernet 10Base-T & 100Base-T
- Ethernet 100Base-T4
- <u>AUI</u>

Cartridge/Expansion:

- <u>Atari 2600 Cartridge</u>
- Atari 5200 Cartridge
- Atari 5200 Expansion
- Atari 7800 Cartridge
- Atari 7800 Expansion
- Atari Cartridge Port
- GameBoy Cartridge
- MSX Expansion
- <u>Vic 20 Memory Expansion</u>
- <u>C64 Cartridge</u>
- C64 User Port
- C128 Expansion Bus
- <u>C16/+4 Expansion Bus</u>

- <u>+4 User Port</u>
- CDTV Diagnostic Slot
- CDTV Expansion Slot
- <u>PC-Engine Cartridge</u>
- SNES Cartridge
- TG-16 Cartridge
- ZX Spectrum AY-3-8912
- ZX Spectrum ULA
- Spectravideo SVI318/328 Expansion Bus
- Spectravideo SVI318/328 Game Cartridge UPDATED

Misc:

- <u>MIDI Out</u>
- MIDI In
- <u>Minuteman UPS</u>
- <u>C64 Power Supply Connector</u>
 <u>UPDATED</u>
- Amstrad CPC6128 Stereo Connector
 UPDATED

Last updated 1997-09-01.

(C) <u>Joakim Ögren</u> 1996,1997

Connector Tutorial



Short tutorial

Heading

First at each page there a short heading describing what the connector is.

Pictures of the connectors

After that there is at each page there is one or more pictures of the connectors. Sometimes there is some question marks only. This means that I don't know what kind of connector it is or how it looks.



(At the computer)

There may be some pictures I haven't drawn yet. I illustrate this with the following advanced picture:



(At the computer)

Normally are one or more pictures. These are seen from the front, and NOT the soldside. Holes (female connectors usually) are darkened. Look at the example below. The first is a female connector and the send a male. The texts insde parentheses will tell you at which kind of the device it will look like that.



(At the videocard)



(At the monitor cable)

Texts describing the connectors

Below the pictures there is texts that describes the connectors. Including the name of the physical connector.

5 PIN DIN 180° (DIN41524) at the computer.

Pin table

The pin table is perhaps the information you're looking for. Should be simple to read. Contains mostly the following three columns; Pin, Name & Description.

Pin Name Description

- 1 CLOC Key Clock
- K 2 GND GND
- 3 DATA Key Data
- 4 VCC +5 VDC
- 5 n/c Not connected

Contributor & Source

All persons that helped me or sent me information about the connector will be listed here. The source of the information is perhaps a book or another site. I must admit that I'm bad at writing the source, but I'll try to fill in these in the future.

Contributor: Joakim Ögren


Source: Amiga 4000 User's Guide from Commodore

ISA Connector



ISA

ISA=Industry Standard Architecture



A15	A16	Address bit 16
A16	A15	Address bit 15
A17	A14	Address bit 14
A18	A13	Address bit 13
A19	A12	UPDATED Address bit 12
A20	A11	UPDATED Address bit 11
A21	A10	UPDATED Address bit 10
A22	A9	UPDATED Address bit 9
A23	A8	UPDATED Address bit 8
A24	A7	UPDATED Address bit 7
A25	A6	UPDATED Address bit 6
A25 A26	A0 A5	VPDATED Address bit 5
A20 A27	A3 A4	VPDATED Address bit 4
A27 A28	A4 A3	VPDATED Address bit 3
A29	A2	UPPATED Address bit 2
A30	A1	UPDATED Address bit 1
A31	A0	UPDATED Address bit 0
B1	GND	Ground
B2	RESET	UPDATED Active high to reset or initialize system logic
B3	+5V	+5 VDC
B4	IRQ2	UPDATED Interrupt Request 2
B5	-5VDC	-5 VDC
B6	DRQ2	UPDATED DMA Request 2
B0 B7	-12VDC	-12 VDC
B8	/NOWS	UPDATED No WaitState
B9	+12VDC	+12 VDC
B10	GND	Ground
B11	/SMEMW	UPDATED System Memory Write
B12	/SMEMR	UPDATED System Memory Read
B13	/IOW	UPDATED I/O Write
B14	/IOR	UPDATED I/O Read
B15	/DACK3	UPDATED DMA Acknowledge 3
B16	DRQ3	UPDATED DMA Request 3
B10 B17	/DACK1	UPDATED DMA Acknowledge 1
B17 B18	DRQ1	UPDATED DMA Request 1
	/REFRESH	UPDATED Refresh
B19		
B20	CLOCK	
B21	IRQ7	interrupt request 7
B22	IRQ6	interrupt request o
B23	IRQ5	interrupt request 5
B24	IRQ4	interrupt Request 4
B25	IRQ3	interrupt request o
B26	/DACK2	UPDATED DMA Acknowledge 2
B27	T/C	UPDATED Terminal count; pulses high when DMA term. count reached
B28	ALE	UPDATED Address Latch Enable

B29	+5V		+5 VDC
B30	OSC	UPDATED	High-speed Clock (70 ns, 1431818 MHz, 50% duty cycle)
B31	GND		Ground
C1	SBHE	UPDATED	System bus high enable (data availble on SD8-15)
C2	LA23	UPDATED	Address bit 23
C3	LA22		Address bit 22
C4	LA21		Address bit 21
C5	LA20	UPDATED	Address bit 20
C6	LA18		Address bit 19
C7	LA17		Address bit 18
C8	LA16	UPDATED	Address bit 17
C9	/MEMR	UPDATED	
C10	/MEMW	UPDATED	Memory White (Notive on an memory white cycled)
C11	SD08	UPDATED	
C12 C13	SD09 SD10		Data bit 9 Data bit 10
C13 C14	SD10		Data bit 11
C14	SD12		Data bit 12
C16	SD13	UPDATED	
C17	SD14	UPDATED	Data bit 14
C18	SD15	UPDATED	Data bit 15
D1	/MEMCS16		Memory 16-bit chip select (1 wait, 16-bit memory cycle)
D2	/IOCS16	UPDATED	I/O 16-bit chip select (1 wait, 16-bit I/O cycle)
D3	IRQ10	UPDATED	Interrupt Request 10
D4	IRQ11	UPDATED	Interrupt Request 11
D5	IRQ12	UPDATED	Interrupt Request 12
D6	IRQ15	UPDATED	Interrupt Request 15
D7	IRQ14	UPDATED	Interrupt Request 14
D8	/DACK0	UPDATED	Bin () lon low loage o
D9	DRQ0	UPDATED	DMA Request 0
D10	/DACK5	UPDATED	DMA Acknowledge 5
D11	DRQ5	UPDATED	DMA Request 5
D12	/DACK6	UPPOTED	DMA Acknowledge 6
D13	DRQ6		DMA Request 6
D14	/DACK7	UPDATED	Dim () toknowiedge /
D15	DRQ7	UPDATED	DMA Request 7
D16	+5 V	100 come	
D17	/MASTER	OPDHTED	Used with DRQ to gain control of system
D18	GND		Ground

Note: Direction is Motherboard relative ISA-Cards.

Note: B8 was /CARD SLCDTD on the XT. Card selected, activated by cards in XT's slot J8

Contributor: Joakim Ögren

Sources: IBM PC/AT Technical Reference, pages 1-25 through 1-37 Sources: <u>comp.sys.ibm.pc.hardware.* FAQ Part 4</u>, maintained by <u>Ralph Valentino</u>

Please send any comments to Joakim Ögren.

This is the URL for the ftp: ftp://rtfm.mit.edu/pub/usenet/news.answers/pc-hardware-faq/part1 Open this address in your WWW browser or FTP client. This the e-mail address: ralf@alum.wpi.edu

Choose this address in your e-mail reader.

ISA (Tech) Connector




This file is designed to give a basic overview of the bus found in most IBM clone computers, often referred to as the XT or AT bus. The AT version of the bus is upwardly compatible, which means that cards designed to work on an XT bus will work on an AT bus. This bus was produced for many years without any formal standard. In recent years, a more formal standard called the ISA bus (Industry Standard Architecture) has been created, with an extension called the EISA (Extended ISA) bus also now as a standard. The EISA bus extensions will not be detailed here.

This file is not intended to be a thorough coverage of the standard. It is for informational purposes only, and is intended to give designers and hobbyists sufficient information to design their own XT and AT compatible cards.

Physical Design:

ISA cards can be either 8-bit or 16-bit. 8-bit cards only uses the first 62 pins and 16-bit cards uses all 98 pins. Some 8-bit cards uses some of the 16-bit extension pins to get more interrupts.

8-bit card:



Signal Descriptions:

+5, -5, +12, -12

Power supplies. -5 is often not implimented.

AEN

Address Enable. This is asserted when a DMAC has control of the bus. This prevents an I/O device from responding to the I/O command lines during a DMA transfer. When AEN is active, the DMA Controller has control of the address bus as the memory and I/O read/write command lines.

BALE

Bus Address Latch Enable. The address bus is latched on the rising edge of this signal. The address on the SA bus is valid from the falling edge of BALE to the end of the bus cycle. Memory devices should latch the LA bus on the falling edge of BALE. Some references refer to this signal as Buffered Address Latch Enable, or just Address Latch Enable (ALE). The Buffered-Address Latch Enable is used to latch SA0-19 on the falling edge. This signal is forced high during DMA cycles.

BCLK

Bus Clock, 33% Duty Cycle. Frequency Varies. 4.77 to 8 MHz typical. 8.3 MHz is specified as the maximum, but many systems allow this clock to be set to 12 MHz and higher.

DACKx

DMA Acknowledge. The active-low DMA Acknowledge 0 to 3 and 5 to 7 are the corresponding acknowledge signals for DRQ 0-3, 5-7.

DRQx

DMA Request. These signals are asynchronous channel requests used by I/O channel devices to gain DMA service. DMA request channels 0-3 are for 8-bit data transfer. DAM request channels 5-7 are for 16-bit data transfer. DMA request channel 4 is used internally on the system board. DMA requests should be held high until the corresponding DACK line goes active. DMA requests are serviced in the following priority sequence:

High: DRQ 0, 1, 2, 3, 5, 6, 7 Lowest

IOCS16

I/O size 16. Generated by a 16 bit slave when addressed by a bus master. The activelow I/O Chip Select 16 indicates that the current transfer is a 1 wait state, 16 bit I/O cycle. Open Collector.

I/O CH CK

Channel Check. A low signal generates an NMI. The NMI signal can be masked on a PC, externally to the processor (of course). Bit 7 of port 70(hex) (enable NMI interrupts) and bit 3 of port 61 (hex) (recognition of channel check) must both be set to zero for an

NMI to reach the cpu. The I/O Channel Check is an active-low signal which indicates that a parity error exists in a device on the I/O channel.

I/O CH RDY

Channel Ready. Setting this low prevents the default ready timer from timing out. The slave device may then set it high again when it is ready to end the bus cycle. Holding this line low for too long (15 microseconds, typical) can prevent RAM refresh cycles on some systems. This signal is called IOCHRDY (I/O Channel Ready) by some references. CHRDY and NOWS should not be used simultaneously. This may cause problems with some bus controllers. This signal is pulled low by a memory or I/O device to lengthen memory or I/O read/write cycles. It should only be held low for a maimum of 2.5 microseconds.

IOR

The I/O Read is an active-low signal which instrucs the I/O device to drive its data onto the data bus, SD0-SD15.

IOW

The I/O Write is an active-low signal which instructs the I/O device to read data from the data bus, SD0-SD15.

IRQx

Interrupt Request. IRQ2 has the highest priority. IRQ 10-15 are only available on AT machines, and are higher priority than IRQ 3-7. The Interrupt Request signals which indicate I/O service attention. They are prioritized in the following sequence: Highest IRQ 9(2),10,11,12,14,3,4,5,6,7

LAxx

Latchable Address lines. Combine with the lower address lines to form a 24 bit address space (16 MB) These unlatched address signals give the system up to 16 MB of address ability. The are valid when "BALE" is high.

MASTER

16 bit bus master. Generated by the ISA bus master when initiating a bus cycle. This active-low signal is used in conjuction with a DRQ line by a processor on the I/O channel to gain control of the system. The I/O processor first issues a DRQ, and upon recieving the corresponding DACK, the I/O processor may assert MASTER, which will allow it to control the system address, data and control lines. This signal should not be assrted for more than 15 microseconds, or system memory may be corrupted du to the lack of memory refresh activity.

MEMCS16

The active-low Memory Chip Select 16 indicates that the current data transfer is a 1 wait state, 16 bit data memory cycle.

MEMR

The Memory Read is an active-low signal which instructs memory devices to drive data onto the data bus SD0-SD15. This signal is active on all memory read cycles.

MEMW

The Memory Write is an active-low signal which instructs memory devices to store data present on the data bus SD0-SD15. This signal is active on all memory write cycles.

NOWS

No Wait State. Used to shorten the number of wait states generated by the default ready timer. This causes the bus cycle to end more quickly, since wait states will not be inserted. Most systems will ignore NOWS if CHRDY is active (low). However, this may cause problems with some bus controllers, and both signals should not be active simultaneously.

OSC

Oscillator, 14.31818 MHz, 50% Duty Cycle. Frequency varies. This was originally divided by 3 to provide the 4.77 MHz cpu clock of early PCs, and divided by 12 to produce the 1.19 MHz system clock. Some references have placed this signal as low as 1 MHz (possibly referencing the system clock), but most modern systems use 14.318 MHz.

This frequency (14.318 MHz) is four times the television colorburst frequency. Refresh timing on many PC's is based on OSC/18, or approximately one refresh cycle every 15 microseconds. Many modern motherboards allow this rate to be changed, which frees up some bus cycles for use by software, but also can cause memory errors if the system RAM cannot handle the slower refesh rates.

REFRESH

Refresh. Generated when the refresh logic is bus master. This active-low signal is used to indicate a memory refresh cycle is in progress. An ISA device acting as bus master may also use this signal to initiate a refresh cycle.

RESET

SA0-SA19

System Address Lines, tri-state. The System Address lines run from bit 0 to bit 19. They are latched on to the falling edge of "BALE".

SBHE

System Bus High Enable, tristate. Indicates a 16 bit data transfer. The System Bus High Enable indicates high byte transfer is occuring on the data bus SD8-SD15. This may also indicate an 8 bit transfer using the upper half of the bus data (if an odd address is present).

SD0-SD16

System Data lines, or Standard Data Lines. They are bidrectional and tri-state. On most systems, the data lines float high when not driven. These 16 lines provide for data transfer between the processor, memory and I/O devices.

SMEMR

System Memory Read Command line. Indicates a memory read in the lower 1 MB area. This System Memory Read is an active-low signal which instructs memory devices to drive data onto the data bus SD0-SD15. This signal is active only when the memory address is within the lowest 1MB of memory address space.

SMEMW

System Memory Write Command line. Indicates a memory write in the lower 1 MB area. The System Memory Write is an active-low signal which instructs memory devices to store data preset on the data bus SD0-SD15. This signal is active only when the memory address is within the lowest 1MB of memory address space.

T/C

Terminal Count. Notifies the cpu that that the last DMA data transfer operation is complete. Terminal Count provides a pulse when the terminal count for any DMA channel is reached.

8 Bit Memory or I/O Transfer Timing Diagram (4 wait states shown)

BCLK			- 	_ W1	_ W2	_ W3	_ W4	
BALE		_						
AEN								
SAO-SA19		<						>-
Command Line (IORC,IOWC, SMRDC, or SMWT	C)		- 					_
SDO-SD7 (READ)							<	

SDO-SD7	<	 >
(WRITE)		

Note: W1 through W4 indicate wait cycles.


BALE is placed high, and the address is latched on the SA bus. The slave device may safely sample the address during the falling edge of BALE, and the address on the SA bus remains valid until the end of the transfer cycle. Note that AEN remains low throughout the entire transfer cycle.

The command line is then pulled low (IORC or IOWC for I/O commands, SMRDSC or SMWTC for memory commands, read and write respectively). For write operations, the data remaines on the SD bus for the remainder of the transfer cycle. For read operations, the data must be valid on the falling edge of the last cycle.

NOWS is sampled at the midpoint of each wait cycle. If it is low, the transfer cycle terminates without further wait states. CHRDY is sampled during the first half of the clock cycle. If it is low, further wait cycles will be inserted.

The default for 8 bit transfers is 4 wait states. Some computers allow the number of default wait states to be changed.

16 Bit Memory or I/O Transfer Timing Diagram (1 wait state shown)



Command Line (IORC,IOWC, MRDC, or MWTC)	 	
SDO-SD7 (READ)	 <	>
SD0-SD7	 <	

(WRITE)

An asterisk (*) denotes the point where the signal is sampled.

[1] The portion of the address on the LA bus for the NEXT cycle may now be placed on the bus. This is used so that cards may begin decoding the address early. Address pipelining must be active.

*

[2] AEN remains low throughout the entire transfer cycle, indicating that a normal (non-DMA) transfer is occuring.

[3] Some bus controllers sample this signal during the same clock cycle as M16, instead of during the first wait state, as shown above. In this case, IO16 needs to be pulled low as soon as the address is decoded, which is before the I/O command lines are active.

[4] M16 is sampled a second time, in case the adapter card did not active the signal in time for the first sample (usually because the memory device is not monitoring the LA bus for early address information, or is waiting for the falling edge of BALE).

16 bit transfers follow the same basic timing as 8 bit transfers. A valid address may appear on the LA bus prior to the beginning of the transfer cycle. Unlike the SA bus, the LA bus is not latched, and is not valid for the entire transfer cycle (on most computers). The LA bus should be latched on the falling edge of BALE. Note that on some systems, the LA bus signals will follow the same timing as the SA bus. On either type of system, a valid address is present on the falling edge of BALE.

I/O adapter cards do not need to monitor the LA bus or BALE, since I/O addresses are always within the address space of the SA bus.

SBHE will be pulled low by the system board, and the adapter card must respond with IO16 or M16 at the appropriate time, or else the transfer will be split into two seperate 8 bit transfers. Many systems expect IO16 or M16 before the command lines are valid. This requires that IO16 or M16 be pulled low as soon as the address is decoded (before it is known whether the cycle is I/O or Memory). If the system is starting a memory cycle, it will ignore IO16 (and vice-versa for I/O cycles and M16).


For read operations, the data is sampled on the rising edge of the last clock cycle. For write operations, valid data appears on the bus before the end of the cycle, as shown in the timing diagram. While the timing diagram indicates that the data needs to be sampled on the rising clock, on most systems it remains valid for the entire clock cycle.

The default for 16 bit transfers is 1 wait state. This may be shortened or lengthened in the same manner as 8 bit transfers, via NOWS and CHRDY. Many systems only allow 16 bit memory devices (and not I/O devices) to transfer using 0 wait states (NOWS has no effect on 16 bit I/O cycles).

SMRDC/SMWTC follow the same timing as MRDC/MWTC respectively when the address is within the lower 1 MB. If the address is not within the lower 1 MB boundary, SMRDC/SMWTC will remain high during the entire cycle.

It is also possible for an 8 bit bus cycle to use the upper portion of the bus. In this case, the timing will be similar to a 16 bit cycle, but an odd address will be present on the bus. This means that the bus is transferring 8 bits using the upper data bits (SD8-SD15).

Shortening or Lengthening the bus cycle:



CHRDY

*	- * *	5 [1]	
NOWS			
IORC			* [2]
I	 	I	
SD0-SD15			
< <u>></u> *		<	>

An asterisk (*) denotes the point where the signal is sampled. W=Wait Cycle

This timing diagram shows three different transfer cycles. The first is a 16 bit standard I/O read. This is followed by an almost identical 16 bit I/O read, with one wait state inserted. The I/O device pulls CHRDY low to indicate that it is not ready to complete the transfer (see [1]). This inserts a wait cycle, and CHRDY is again sampled. At this second sample, the I/O device has completed its operation and released CHRDY, and the bus cycle now terminates. The third cycle is an 8 bit transfer, which is shortened to 1 wait state (the default is 4) by the use of NOWS.

I/O Port Addresses

Note: Only the first 10 address lines are decoded for I/O operations. This limits the I/O address space to address 3FF (hex) and lower. Some systems allow for 16 bit I/O address space, but may be limited due to some I/O cards only decoding 10 of these 16 bits.

Port (hex) Port Assignments

000-00F	DMA Controller
010-01F	DMA Controller (PS/2)
020-02F	Master Programmable Interrupt Controller (PIC)

030-03F	Slave PIC
040-05F	Programmable Interval Timer (PIT)
060-06F	Keyboard Controller
070-071	Real Time Clock
080-083	DMA Page Register
090-097	Programmable Option Select (PS/2)
0A0-0AF	PIC #2
0C0-0CF	DMAC #2
0E0-0EF	reserved
0F0-0FF	Math coprocessor, PCJr Disk Controller
100-10F	Programmable Option Select (PS/2)
110-16F	AVAILABLE
170-17F	Hard Drive 1 (AT)
180-1EF	AVAILABLE
1F0-1FF	Hard Drive 0 (AT)
200-20F	Game Adapter
210-217	Expansion Card Ports
220-26F	AVAILABLE
278-27F	Parallel Port 3
280-2A1	AVAILABLE
2A2-2A3	clock
2B0-2DF	EGA/Video
2E2-2E3	Data Acquisition Adapter (AT)
2E8-2EF	Serial Port COM4
2F0-2F7	Reserved
2F8-2FF	Serial Port COM2
300-31F	Prototype Adapter, Periscope Hardware Debugger
320-32F	AVAILABLE
330-33F	Reserved for XT/370
340-35F	AVAILABLE
360-36F	Network
370-377	Floppy Disk Controller
378-37F	Parallel Port 2
380-38F	SDLC Adapter
390-39F	Cluster Adapter
3A0-3AF	reserved
3B0-3BF	Monochome Adapter
3BC-3BF	Parallel Port 1
3C0-3CF	EGA/VGA
3D0-3DF	Color Graphics Adapter
3E0-3EF	Serial Port COM3
3F0-3F7	Floppy Disk Controller
3F8-3FF	Serial Port COM1
• • • • •	

Soundblaster cards usually use I/O ports 220-22F. Data acquisition cards frequently use 300-31F.

DMA Read and Write

The ISA bus uses two DMA controllers (DMAC) cascaded together. The slave DMAC connects to the master DMAC via DMA channel 4 (channel 0 on the master DMAC). The slave therefore gains control of the bus through the master DMAC. On the ISA bus, the DMAC is programmed to use fixed priority (channel 0 always has the highest priority), which means that channel 0-4 from the slave have the highest priority (since they connect to the master channel 0), followed by channels 5-7 (which are channel 1-3 on the master).

The DMAC can be programmed for read transfers (data is read from memory and written to the I/O device), write transfers (data is read from the I/O device and written to memory), or verify transfers (neither a read or a write - this was used by DMA CH0 for DRAM refresh on early PCs).

Before a DMA transfer can take place, the DMA Controller (DMAC) must be programmed. This is done by writing the start address and the number of bytes to transfer (called the transfer count) and the direction of the transfer to the DMAC. After the DMAC has been programmed, the device may activate the appropriate DMA request (DRQx) line.

Slave DMA Controller

I/O Port

- 0000 DMA CH0 Memory Address Register Contains the lower 16 bits of the memory address, written as two consecutive bytes.
- 0001 DMA CH0 Transfer Count Contains the lower 16 bits of the transfer count, written as two consecutive bytes.
- 0002 DMA CH1 Memory Address Register
- 0003 DMA CH1 Transfer Count
- 0004 DMA CH2 Memory Address Register
- 0005 DMA CH2 Transfer Count
- 0006 DMA CH3 Memory Address Register
- 0007 DMA CH3 Transfer Count
- 0008 DMAC Status/Control Register Status (I/O read) bits 0-3: Terminal Count, CH 0-3 - bits 4-7: Request CH0-3 Control (write)
 - bit 0: Mem to mem enable (1 = enabled)
 - bit 1: ch0 address hold enable (1 = enabled)
 - bit 2: controller disable (1 = disabled)
 - bit 3: timing (0 = normal, 1 = compressed)
 - bit 4: priority (0 = fixed, 1 = rotating)
 - bit 5: write selection (0 = late, 1 = extended)
 - bit 6: DRQx sense asserted (0 = high, 1 = low)
 - bit 7: DAKn sense asserted (0 = low, 1 = high)

0009	Software DRQn Request - bits 0-1: channel select (CH0-3)
000A	- bit 2: request bit (0 = reset, 1 = set) DMA mask register
	- bits 0-1: channel select (CH0-3)
	- bit 2: mask bit ($0 = \text{reset}$, $1 = \text{set}$)
000B	DMA Mode Register
	- bits 0-1: channel select (CH0-3)
	- bits 2-3: 00 = verify transfer, 01 = write transfer, 10 = read transfer, 11 = reserved
	- bit 4: Auto init (0 = disabled, 1 = enabled)
	- bit 5: Address (0 = increment, 1 = decrement)
	- bits 6-7: 00 = demand transfer mode, 01 = single transfer mode, 10 =
	block transfer mode, 11 = cascade mode
000C	DMA Clear Byte Pointer
	Writing to this causes the DMAC to clear the pointer used to keep track of 16 bit data transfers into and out of the DMAC for hi/low byte sequencing.
000D	DMA Master Clear (Hardware Reset)
000E	DMA Reset Mask Register - clears the mask register
000F	DMA Mask Register
0091	- bits 0-3: mask bits for CH0-3 (0 = not masked, 1 = masked)
0081 0082	DMA CH2 Page Register (address bits A16-A23) DMA CH3 Page Register
0082	DMA CH1 Page Register
0087	DMA CH0 Page Register
0089	DMA CH6 Page Register
	DMA CH7 Page Register
008B	DMA CH5 Page Register
Mas	ter DMA Controller
I/O	Port
00C0	DMA CH4 Memory Address Register
	Contains the lower 16 bits of the memory address, written as two
00C2	consecutive bytes. DMA CH4 Transfer Count
0002	Contains the lower 16 bits of the transfer count, written as two


- consecutive bytes.
- 00C4 DMA CH5 Memory Address Register
- 00C6 DMA CH5 Transfer Count
- 00C8 DMA CH6 Memory Address Register
- 00CA DMA CH6 Transfer Count
- 00CC DMA CH7 Memory Address Register
- 00CE DMA CH7 Transfer Count
- 00D0 DMAC Status/Control Register Status (I/O read) bits 0-3: Terminal Count, CH 4-7 - bits 4-7: Request CH4-7

Control (write)- bit 0: Mem to mem enable (1 = enabled) - bit 1: ch0 address hold enable (1 = enabled) - bit 2: controller disable (1 = disabled) - bit 3: timing (0 = normal, 1 = compressed) - bit 4: priority (0 = fixed, 1 = rotating)- bit 5: write selection (0 = late, 1 = extended)- bit 6: DRQx sense asserted (0 = high, 1 = low)- bit 7: DAKn sense asserted (0 = low, 1 = high)00D2 Software DRQn Request - bits 0-1: channel select (CH4-7) - bit 2: request bit (0 = reset, 1 = set)00D4 DMA mask register - bits 0-1: channel select (CH4-7) - bit 2: mask bit (0 = reset, 1 = set) 00D6 DMA Mode Register - bits 0-1: channel select (CH4-7) - bits 2-3: 00 = verify transfer, 01 = write transfer, 10 = read transfer, 11 = reserved - bit 4: Auto init (0 = disabled, 1 = enabled)- bit 5: Address (0 = increment, 1 = decrement) - bits 6-7: 00 = demand transfer mode, 01 = single transfer mode, 10 = block transfer mode, 11 = cascade mode 00D8 DMA Clear Byte Pointer Writing to this causes the DMAC to clear the pointer used to keep track of 16 bit data transfers into and out of the DMAC for hi/low byte sequencing. 00DA DMA Master Clear (Hardware Reset) DMA Reset Mask Register - clears the mask register 00DC 00DE DMA Mask Register - bits 0-3: mask bits for CH4-7 (0 = not masked, 1 = masked)

Single Transfer Mode

The DMAC is programmed for transfer. The DMA device requests a transfer by driving the appropriate DRQ line high. The DMAC responds by asserting AEN and acknowledges the DMA request through the appropriate DAK line. The I/O and memory command lines are also asserted. When the DMA device sees the DAK signal, it drops the DRQ line.

The DMAC places the memory address on the SA bus (at the same time as the command lines are asserted), and the device either reads from or writes to memory, depending on the type of transfer. The transfer count is incrimented, and the address incrimented/decrimented. DAK is de-asserted. The cpu now once again has control of the bus, and continues execution until the I/O device is once again ready for transfer. The DMA device repeats the procedure, driving DRQ high and waiting for DAK, then transferring data. This continues for a number of cycles equal to the transfer count. When this has been completed, the DMAC signals the cpu that the DMA transfer is complete via the TC (terminal count) signal.



Block Transfer Mode

The DMAC is programmed for transfer. The device attempting DMA transfer drives the appropriate DRQ line high. The motherboard responds by driving AEN high and DAK low. This indicates that the DMA device is now the bus master. In response to the DAK signal, the DMA device drops DRQ. The DMAC places the address for DMA transfer on the address bus. Both the memory and I/O command lines are asserted (since DMA involves both an I/O and a memory device). AEN prevents I/O devices from responding to the I/O command lines, which would not result in proper operation since the I/O lines are active, but a memory address is on the address bus. The data transfer is now done (memory read or write), and the DMAC incriments/decriments the address and begins another cycle. This continues for a number of cycles equal to the DMAC transfer count. When this has been completed, the terminal count signal (TC) is generated by the DMAC to inform the cpu that the DMA transfer has been completed.

Note: Block transfer must be used carefully. The bus cannot be used for other things (like RAM refresh) while block mode transfers are being done.

Demand Transfer Mode

The DMAC is programmed for transfer. The device attempting DMA transfer drives the

appropriate DRQ line high. The motherboard responds by driving AEN high and DAK low. This indicates that the DMA device is now the bus master. Unlike single transfer and block transfer, the DMA device does not drop DRQ in response to DAK. The DMA device transfers data in the same manner as for block transfers. The DMAC will continue to generate DMA cycles as long as the I/O device asserts DRQ. When the I/O device is unable to continue the transfer (if it no longer had data ready to transfer, for example), it drops DRQ and the cpu once again has control of the bus. Control is returned to the DMAC by once again asserting DRQ. This continues until the terminal count has been reached, and the TC signal informs the cpu that the transfer has been completed.

Interrupts on the ISA bus

	-	
Name	Interru	Description
	pt	
NMI	2	Parity Error, Mem Refresh
IRQ0	8	8253 Channel 0 (System Timer)
IRQ1	9	Keyboard
IRQ2	А	Cascade from slave PIC
IRQ3	В	COM2
IRQ4	С	COM1
IRQ5	D	LPT2
IRQ6	E	Floppy Drive Controller
IRQ7	F	LPT1
IRQ8	F	Real Time Clock
IRQ9	F	Redirection to IRQ2
IRQ10	F	Reserved
IRQ11	F	Reserved
IRQ12	F	Mouse Interface
IRQ13	F	Coprocessor
IRQ14	F	Hard Drive Controller
IRQ15	F	Reserved
	0.0	

IRQ0,1,2,8, and 13 are not available on the ISA bus.

The IBM PC and XT had only a single 8259 interrupt controller. The AT and later machines have a second interrupt controller, and the two are used in a master/slave combination. IRQ2 and IRQ9 are the same pin on most ISA systems. Interrupts on most systems may be either edge triggered or level triggered. The default is usually edge triggered, and active high (low to high transition). The interrupt level must be held high until the first interrupt acknowledge cycle (two interrupt acknowledge bus cycles are generated in response to an interrupt request).

The software aspects of interrupts and interrupt handlers is intentionally omitted from this document, due to the numerous syntactical differences in software tools and the fact that adequate documentation of this topic is usually provided with development software.

Bus Mastering:

An ISA device may take control of the bus, but this must be done with caution. There are no safety mechanisms involved, and so it is easily possible to crash the entire system by incorrectly taking control of the bus. For example, most systems require bus cycles for DRAM refresh. If the ISA bus master does not relinquish control of the bus or generate its own DRAM refresh cycles every 15 microseconds, the system RAM can become corrupted. The ISA adapter card can generate refresh cycles without relinquishing control of the bus by asserting REFRESH. MRDC can be then monitored to determine when the refresh cycle ends.

To take control of the bus, the device first asserts its DRQ line. The DMAC sends a hold request to the cpu, and when the DMAC receives a hold acknowledge, it asserts the appropriate DAK line corresponding to the DRQ line asserted. The device is now the bus master. AEN is asserted, so if the device wishes to access I/O devices, it must assert MASTER16 to release AEN. Control of the bus is returned to the system board by releasing DRQ.

Contributor: Joakim Ögren, Niklas Edmundsson, Mark Sokos, Pieter Hollants

Sources: Mark Sokos ISA page

Sources: "ISA System Architecture, 3rd Edition" by Tom Shanley and Don Anderson ISBN 0-201-40996-8 Sources: "Eisa System Architecture, 2nd Edition" by Tom Shanley and Don Anderson ISBN 0-201-40995-X

Sources: "Microcomputer Busses" by R.M. Cram ISBN 0-12-196155-9 Sources: HelpPC v2.10 Quick Reference Utility, by David Jurgens Sources: ZIDA 80486 Mother Board User's Manual, OPTi 486, 82C495sx

Please send any comments to Joakim Ögren.

This the e-mail address: nikke@ing.umu.se Choose this address in your e-mail reader. This the e-mail address: fxmts205@rz.uni-frankfurt.de Choose this address in your e-mail reader. This is the URL for the WWW page:

http://www.gl.umbc.edu/~msokos1/isa.txt

Open this address in your WWW browser.

EISA Connector



EISA

EISA=Extended Industry Standard Architecture. Developed by Compaq, AST, Zenith, Tandy...

+-----+ (component side) ISA-16bit ISA-8bit | | | | | | | | | | | EISA: E1(front)/F1(back) C1/D1 G1/H1 A,C,E,G=Component Side A,B,F,H=Sold Side (At the computer) 62+38 PIN EDGE CONNECTOR at the computer. Pin Description Name E1 CMD# Command Phase E2 START# Start Phase E3 EXRDY EISA Ready **EISA Slave Size 32** E4 EX32# E5 GND Ground E6 KEY Access Key E7 EX16# **EISA Slave Size 16** E8 SLBURST Slave Burst # E9 MSBURST Master Burst # W/R# E10 Write/Read E11 GND Ground E12 RES Reserved E13 RES Reserved E14 RES Reserved E15 GND Ground E16 KEY Access Kev E17 BE1# Byte Enable 1 Latchable Addressline 31 E18 LA31# E19 GND Ground E20 Latchable Addressline 30 LA30# E21 Latchable Addressline 28 LA28# E22 LA27# Latchable Addressline 27

E23 E24 E25 E26 E27 E28 E29 E30 E31	LA25# GND KEY LA15 LA13 LA12 LA11 GND LA9	Latchable Addressline 25 Ground Access Key Latchable Addressline 15 Latchable Addressline 13 Latchable Addressline 12 Latchable Addressline 11 Ground Latchable Addressline 9
F1 F2 F3 F4 F5	GND +5V +5V 	Ground +5 VDC +5 VDC
F6 F7	KEY 	Access Key
F8 F9 F10 F11 F12 F13 F14 F15 F16 F17 F18 F19 F20 F21 F22 F23 F24 F25 F26 F27 F28 F29 F30 F31	 +12V M/IO# LOCK# RES GND RES BE3# KEY BE2# BE0# GND +5V LA29# GND LA26# LA26# LA26# LA26# LA16 LA16 LA14 +5V +5V GND LA10	+12 VDC Memory/Input-Output Lock bus Reserved Ground Reserved Byte Enable 3 Access Key Byte Enable 2 Byte Enable 2 Byte Enable 0 Ground +5 VDC Latchable Addressline 29 Ground Latchable Addressline 24 Access Key Latchable Addressline 24 Access Key Latchable Addressline 14 +5 VDC +5 VDC +5 VDC Ground Latchable Addressline 14
G1 G2 G3	LA7 GND LA4	Latchable Addressline 7 Ground Latchable Addressline 4

G4 G5 G6 G7 G8 G9 G10 G11 G12 G13 G14 G15 G16 G17 G18 G19	LA3 GND KEY D17 D19 D20 D22 GND D25 D26 D28 KEY GND D30 D31 MREQx	Latchable Addressline 3 Ground Access Key Data 17 Data 19 Data 20 Data 20 Data 22 Ground Data 25 Data 26 Data 28 Access Key Ground Data 30 Data 31 Master Request
H1	LA8	Latchable Addressline 8
H2	LA6	Latchable Addressline 6
H3	LA5	Latchable Addressline 5
H4	+5V	+5 VDC
H5	LA2	Latchable Addressline 2
H6	KEY	Access Key
H7	D16	Data 16
H8	D18	Data 18
H9	GND	Ground
H10	D21	Data 21
H11	D23	Data 23
H12	D24	Data 24
H13	GND	Ground
H14	D27	Data 27
H15	KEY	Access Key
H16	D29	Data 29
H17	+5V	+5 VDC
H18	+5V	+5 VDC
H19	HAKx	Master Acknowledge

Contributor: Joakim Ögren, Mark Sokos

Sources: Mark Sokos EISA page

Sources: "Eisa System Architecture, 2nd Edition" by Tom Shanley and Don Anderson, ISBN 0-201-40995-X

Sources: <u>comp.sys.ibm.pc.hardware.* FAQ Part 4</u>, maintained by <u>Ralph Valentino</u>

This is the URL for the WWW page:

http://www.gl.umbc.edu/~msokos1/eisa.txt

Open this address in your WWW browser.

EISA (Tech) Connector



This section is currently based soly on the work by Mark Sokos.

This file is intended to provide a basic functional overview of the EISA Bus, so that hobbyists and ametuers can design their own EISA compatible cards.

It is not intended to provide complete coverage of the EISA standard.

EISA is an acronym for Extended Industry Standard Architecture. It is an extension of the ISA architecture, which is a standardized version of the bus originally developed by IBM for their PC computers. EISA is upwardly compatible, which means that cards originally designed for the 8 bit IBM bus (often referred to as the XT bus) and cards designed for the 16 bit bus (referred to as the AT bus, and also as the ISA bus), will work in an EISA slot. EISA specific cards will not work in an AT or an XT slot.

The EISA connector uses multiple rows of connectors. The upper row is the same as a regular ISA slot, and the lower row contains the EISA extension. The slot is keyed so that ISA cards cannot be inserted to the point where they connet with the EISA signals.

Signal Descriptions

+5, -5, +12, -12

Power supplies. -5 is often not implimented.

AEN

Address Enable. This is asserted when a DMAC has control of the bus. This prevents an I/O device from responding to the I/O command lines during a DMA transfer.

BALE

Bus Address Latch Enable. The address bus is latched on the rising edge of this signal. The address on the SA bus is valid from the falling edge of BALE to the end of the bus cycle. Memory devices should latch the LA bus on the falling edge of BALE.

BCLK

Bus Clock, 33% Duty Cycle. Frequency Varies. 8.33 MHz is specified as the maximum, but many systems allow this clock to be set to 10 MHz and higher.

BE(x)

Byte Enable. Indicates to the slave device which bytes on the data bus contain valid data. A 16 bit transfer would assert BE0 and BE1, for example, but not BE2 or BE3.

СНСНК

Channel Check. A low signal generates an NMI. The NMI signal can be masked on a PC, externally to the processor (of course). Bit 7 of port 70(hex) (enable NMI interrupts)

and bit 3 of port 61 (hex) (recognition of channel check) must both be set to zero for an NMI to reach the cpu.

CHRDY

Channel Ready. Setting this low prevents the default ready timer from timing out. The slave device may then set it high again when it is ready to end the bus cycle. Holding this line low for too long can cause problems on some systems. CHRDY and NOWS should not be used simultaneously. This may cause problems with some bus controllers.

CMD

Command Phase. This signal indicates that the current bus cycle is in the command phase. After the start phase (see START), the data is transferred during the CMD phase. CMD remains asserted from the falling edge of START until the end of the bus cycle.

SD0-SD16

System Data lines. They are bidrectional and tri-state.

DAKx

DMA Acknowledge.

DRQx

DMA Request.

EX16

EISA Slave Size 16. This is used by the slave device to inform the bus master that it is capable of 16 bit transfers.

EX32

EISA Slave Size 32. This is used by the slave device to inform the bus master that it is capable of 32 bit transfers.

EXRDY

EISA Ready. If this signal is asserted, the cycle will end on the next rising edge of BCLK. The slave device drives this signal low to insert wait states.

IO16

I/O size 16. Generated by a 16 bit slave when addressed by a bus master.

IORC

I/O Read Command line.

IOWC

I/O Write Command line.

IRQx

Interrupt Request. IRQ2 has the highest priority.

LAxx

Latchable Address lines.

LOCK

Asserting this signal prevents other bus masters from requesting control of the bus.

MAKx

Master Acknowledge for slot x: Indicates that the bus master request (MREQx) has been granted.

MASTER16

16 bit bus master. Generated by the ISA bus master when initiating a bus cycle.

M/IO

Memory/Input-Output. This is used to indicate whether the current bus cycle is a memory or an I/O operation.

M16

Memory Access, 16 bit

MRDC

Memory Read Command line.

MREQx

Master Request for Slot x: This is a slot specific request for the device to become the bus master.

MSBURST

Master Burst. The bus master asserts this signal in response to SLBURST. This tells the slave device that the bus master is also capable of burst cycles.

MWTC

Memory Write Command line.

NOWS

No Wait State. Used to shorten the number of wait states generated by the default ready timer. This causes the bus cycle to end more quickly, since wait states will not be inserted. Most systems will ignore NOWS if CHRDY is active (low). However, this may cause problems with some bus controllers, and both signals should not be active simultaneously.

OSC

Oscillator, 14.318 MHz, 50% Duty Cycle. Frequency varies.

REFRESH

Refresh. Generated when the refresh logic is bus master.

RESDRV

This signal goes low when the machine is powered up. Driving it low will force a system reset.

SA0-SA19

System Address Lines, tri-state.

SBHE

System Bus High Enable, tristate. Indicates a 16 bit data transfer.

SLBURST

Slave Burst. The slave device uses this to indicate that it is capable of burst cycles. The bus master will respond with MSBURST if it is also capable of burst cycles.

SMRDC

Standard Memory Read Command line. Indicates a memory read in the lower 1 MB area.

SMWTC

Standard Memory Write Command line. Indicates a memory write in the lower 1 MB area.

START

Start Phase. This signal is low when the current bus cycle is in the start phase. Address and M/IO signals are decoded during this phase. Data is transferred during the command phase (indicated by CMD).

тс

Terminal Count. Notifies the cpu that that the last DMA data transfer operation is complete.

W/R

Write or Read. Used to indicate if the current bus cycle is a read or a write operation.

Contributor: Joakim Ögren, Mark Sokos

Sources: Mark Sokos EISA page

Sources: "Eisa System Architecture, 2nd Edition" by Tom Shanley and Don Anderson, ISBN 0-201-40995-X


PCI Connector



PCI

PCI=Peripheral Component Interconnect

PCI Universal Card 32/64 bit



A7 A8 A9	INTC +5V RESV0 1			Interrupt C +5 VDC Reserved VDC
A10 A11	+5V RESV0 3	+3.3V	Signal Rail	+V I/O (+5 V or +3.3 V) Reserved VDC
A12	GND03	``	(OPEN)	Ground or Open (Key)
A13	GND05	N) (OPE N)	(OPEN)	Ground or Open (Key)
A14	RESV0 5	IN)		Reserved VDC
A15	RESET			Reset
A16	+5V	+3.3V	Signal Rail	+V I/O (+5 V or +3.3 V)
A17	GNT		U	Grant PCI use
A18	GND08			Ground
A19	RESV0 6			Reserved VDC
A20	AD30			Address/Data 30
A21	+3.3V0 1			+3.3 VDC
A22	AD28			Address/Data 28
A23	AD26			Address/Data 26
A24	GND10			Ground
A25	AD24			Address/Data 24
A26	IDSEL			Initialization Device Select
A27	+3.3V0 3			+3.3 VDC
A28	AD22			Address/Data 22
A29	AD20			Address/Data 20
A30	GND12			Ground
A31	AD18			Address/Data 18
	ADIO			Audress/Data To
A32	AD16			Address/Data 16
A32 A33	AD16 +3.3V0			
	AD16			Address/Data 16
A33	AD16 +3.3V0 5			Address/Data 16 +3.3 VDC
A33 A34	AD16 +3.3V0 5 FRAME			Address/Data 16 +3.3 VDC Address or Data phase
A33 A34 A35	AD16 +3.3V0 5 FRAME GND14			Address/Data 16 +3.3 VDC Address or Data phase Ground

A39	+3.3V0 7			+3.3 VDC
A40	, SDONE			Snoop Done
A41	SBO			Snoop Backoff
A42	GND17			Ground
A43	PAR			Parity
A44	AD15			Address/Data 15
A45	+3.3V1			+3.3 VDC
	0			
A46	AD13			Address/Data 13
A47	AD11			Address/Data 11
A48	GND19			Ground
A49	AD9			Address/Data 9
A52	C/BE0			Command, Byte Enable 0
A53	+3.3V11			+3.3 VDC
A54	AD6			Address/Data 6
A55	AD4			Address/Data 4
A56	GND21			Ground
A57	AD2			Address/Data 2
A58	AD0			Address/Data 0
A59	+5V	+3.3V	Signal Rail	+V I/O (+5 V or +3.3 V)
A60	REQ64			Request 64 bit ???
A61	VCC11			+5 VDC
A62	VCC13			+5 VDC
A63	GND			Ground
A64	C/			Command, Byte Enable 7
A65	BE[7]# C/			Command, Byte Enable 5
166	BE[5]#	12 21/	Signal Dail	$(1/1) \cap (1 \in 1/2 \times 1)$
A66 A67	+5V PAR64	+3.3V	Signal Rall	+V I/O (+5 V or +3.3 V) Parity 64 ???
A68	AD62			Address/Data 62
A69	GND			Ground
A70	AD60			Address/Data 60
A71	AD58			Address/Data 58
A72	GND			Ground
A73	AD56			Address/Data 56
A74	AD54			Address/Data 54
<i>1</i> U T				

A75 A76 A77 A78 A79 A80 A81 A82 A83 A84 A85 A86 A87 A86 A87 A88 A89 A90 A91 A92 A93 A94	+5V AD52 AD50 GND AD48 AD46 GND AD44 AD42 +5V AD40 AD38 GND AD38 GND AD36 AD34 GND AD32 RES GND RES	+3.3V +3.3V	Signal Rail	+V I/O (+5 V or +3.3 V) Address/Data 52 Address/Data 50 Ground Address/Data 48 Address/Data 48 Address/Data 46 Ground Address/Data 44 Address/Data 42 +V I/O (+5 V or +3.3 V) Address/Data 38 Ground Address/Data 36 Address/Data 34 Ground Address/Data 32 Reserved Ground Reserved
B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 B12	-12V TCK GND TDO +5V +5V INTB INTD PRSNT 1 RES PRSNT 2 GND	(OPE	(OPEN)	-12 VDC Test Clock Ground Test Data Output +5 VDC +5 VDC Interrupt B Interrupt D Reserved +V I/O (+5 V or +3.3 V) ?? Ground or Open (Key)
B13	GND	N) (OPE N)	(OPEN)	Ground or Open (Key)
B14	RES	••)		Reserved VDC

B15 B16 B17	GND CLK GND			Reset Clock Ground
B18	REQ		_	Request
B19 B20	+5V AD31	+3.3V	Signal Rail	+V I/O (+5 V or +3.3 V) Address/Data 31
B21	AD29			Address/Data 29
B22	GND			Ground
B23	AD27			Address/Data 27
B24	AD25			Address/Data 25
B25	+3.3V			+3.3VDC
B26	C/BE3			Command, Byte Enable 3
B27	AD23			Address/Data 23
B28	GND			Ground
B29	AD21			Address/Data 21
B30	AD19			Address/Data 19
B31	+3.3V			+3.3 VDC
B32	AD17			Address/Data 17
B33	C/BE2			Command, Byte Enable 2
B34	GND13			Ground
B35	IRDY			Initiator Ready
B36	+3.3V0			+3.3 VDC
B37	6 DEVSE L			Device Select
B38	GND16			Ground
B39	LOCK			Lock bus
B40	PERR			Parity Error
B41	+3.3V0 8			+3.3 VDC
B42	SERR			System Error
B43	+3.3V0 9			+3.3 VDC
B44	C/BE1			Command, Byte Enable 1
B45	AD14			Address/Data 14
B46	GND18			Ground
B47	AD12			Address/Data 12
B48	AD10			Address/Data 10
B49	GND20			Ground

B50 B51 B52 B53 B54	(OPEN) (OPEN) AD8 AD7 +3.3V1		(OPEN) (OPEN)	Ground or Open (Key) Ground or Open (Key) Address/Data 8 Address/Data 7 +3.3 VDC
B55 B56 B57 B58 B59 B60 B61 B62	2 AD5 AD3 GND22 AD1 VCC08 ACK64 VCC10 VCC12			Address/Data 5 Address/Data 3 Ground Address/Data 1 +5 VDC Acknowledge 64 bit ??? +5 VDC +5 VDC
B63 B64 B65	RES GND C/ BE[6]#			Reserved Ground Command, Byte Enable 6
B66	C/			Command, Byte Enable 4
B67 B68 B69	BE[4]# GND AD63 AD61			Ground Address/Data 63 Address/Data 61
B70 B71 B72	+5V AD59 AD57	+3.3V	Signal Rail	+V I/O (+5 V or +3.3 V) Address/Data 59 Address/Data 57
B73	GND			Ground
B74 B75	AD55 AD53			Address/Data 55 Address/Data 53
B75 B76	GND			Ground
B77	AD51			Address/Data 51
B78	AD49			Address/Data 49
B79	+5V	+3.3V	Signal Rail	+V I/O (+5 V or +3.3 V)
B80	AD47			Address/Data 47
B81	AD45			Address/Data 45
B82				Ground
B83 B84	AD43 AD41			Address/Data 43 Address/Data 41

B85	GND			Ground
B86	AD39			Address/Data 39
B87	AD37			Address/Data 37
B88	+5V	+3.3V	Signal Rail	+V I/O (+5 V or +3.3 V)
B89	AD35			Address/Data 35
B90	AD33			Address/Data 33
B91	GND			Ground
B92	RES			Reserved
B93	RES			Reserved
B94	GND			Ground

Notes: Pin 63-94 exists only on 64 bit PCI implementations.

+V I/O is 3.3V on 3.3V boards, 5V on 5V boards, and define signal rails on the Universal board.

Contributor: Joakim Ögren, Phil Toms

Source: ?

This the e-mail address: ptoms@m4.com

Choose this address in your e-mail reader.

PCI (Tech) Connector



This section is currently based soly on the work by Mark Sokos.

This file is not intended to be a thorough coverage of the PCI standard. It is for informational purposes only, and is intended to give designers and hobbyists an overview of the bus so that they might be able to design their own PCI cards. Thus, I/O operations are explained in the most detail, while memory operations, which will usually not be dealt with by an I/O card, are only briefly explained. Hobbyists are also warned that, due to the higher clock speeds involved, PCI cards are more difficult to design than ISA cards or cards for other slower busses. Many companies are now making PCI prototyping cards, and, for those fortunate enough to have access to FPGA programmers, companies like Xilinx are offering PCI compliant designs which you can use as a starting point for your own projects.

For a copy of the full PCI standard, contact:

PCI Special Interest Group (SIG) PO Box 14070 Portland, OR 97214 1-800-433-5177 1-503-797-4207

Signal Descriptions:

AD(x)

Address/Data Lines.

CLK

Clock. 33 MHz maximum.

C/BE(x)

Command, Byte Enable.

FRAME

Used to indicate whether the cycle is an address phase or or a data phase.

DEVSEL

Device Select.

IDSEL

Initialization Device Select

INT(x)

Interrupt

IRDY

Initiator Ready

LOCK

Used to manage resource locks on the PCI bus.

REQ

Request. Requests a PCI transfer.

GNT

Grant. indicates that permission to use PCI is granted.

PAR

Parity. Used for AD0-31 and C/BE0-3.

PERR

Parity Error.

RST

Reset.

SBO

Snoop Backoff.

SDONE

Snoop Done.

SERR

System Error. Indicates an address parity error for special cycles or a system error.

STOP

Asserted by Target. Requests the master to stop the current transfer cycle.

тск

Test Clock

TDI

Test Data Input

TDO

Test Data Output

TMS

Test Mode Select

TRDY

Target Ready

TRST

Test Logic Reset

The PCI bus treats all transfers as a burst operation. Each cycle begins with an address phase followed by one or more data phases. Data phases may repeat indefinately, but are limited by a timer that defines the maximum amount of time that the PCI device may control the bus. This timer is set by the CPU as part of the configuration space. Each device has its own timer (see the Latency Timer in the configuration space).

The same lines are used for address and data. The command lines are also used for byte enable lines. This is done to reduce the overall number of pins on the PCI connector.


The Command lines (C/BE3 to C/BE0) indicate the type of bus transfer during the address phase.

C/BE Command Type


- 0000 Interrupt Acknowledge
- 0001 Special Cycle
- 0010 I/O Read
- 0011 I/O Write
- 0100 reserved
- 0101 reserved
- 0110 Memory Read
- 0111 Memory Write
- 1000 reserved
- 1001 reserved
- 1010 Configuration Read
- 1011 Configuration Write
- 1100 Multiple Memory Read
- 1101 Dual Address Cycle
- 1110 Memory-Read Line
- 1111 Memory Write and Invalidate

The three basic types of transfers are I/O, Memory, and Configuration.


PCI timing diagrams:



Address	Datal	Data2	Data3	Data4



PCI transfer cycle, 4 data phases, no wait states. Data is transferred on the rising edge of CLK.



	Wait		Wai	t
TRDY	I			
DEVSEL	 			I

PCI transfer cycle, with wait states. Data is transferred on the rising edge of CLK at points labled A, B, and C.

Bus Cycles:

Interrupt Acknowledge (0000)

The interrupt controller automatically recognizes and reacts to the INTA (interrupt acknowledge) command. In the data phase, it transfers the interrupt vector to the AD lines.

Special Cycle (0001)

AD15-AD0	Description
0x0000	Processor Shutdown
0x0001	Processor Halt
0x0002	x86 Specific Code
0x0003 to 0xFFFF	Reserved

I/O Read (0010) and I/O Write (0011)

Input/Output device read or write operation. The AD lines contain a byte address (AD0 and AD1 must be decoded). PCI I/O ports may be 8 or 16 bits. PCI allows 32 bits of address space. On IBM compatible machines, the Intel CPU is limited to 16 bits of I/O space, which is further limited by some ISA cards that may also be installed in the machine (many ISA cards only decode the lower 10 bits of address space, and thus mirror themselves throughout the 16 bit I/O space). This limit assumes that the machine supports ISA or EISA slots in addition to PCI slots.

The PCI configuration space may also be accessed through I/O ports 0x0CF8 (Address) and 0x0CFC (Data). The address port must be written first.

Memory Read (0110) and Memory Write (0111)

A read or write to the system memory space. The AD lines contain a doubleword address. AD0 and AD1 do not need to be decoded. The Byte Enable lines (C/BE) indicate which bytes are valid.

Configuration Read (1010) and Configuration Write (1011)

A read or write to the PCI device configuration space, which is 256 bytes in length. It is accessed in doubleword units. AD0 and AD1 contain 0, AD2-7 contain the doubleword address, AD8-10 are used for selecting the addressed unit a the malfunction unit, and the remaining AD lines are not used.

```
Address
           Bit 32
                       16
                            15
                                         0
00
           Unit ID
                       | Manufacturer ID
                          | Command
04
           Status
80
           Class Code
                                   | Revision
           BIST | Header | Latency | CLS
0C
10-24
                Base Address Register
28
           Reserved
2C
           Reserved
30
          Expansion ROM Base Address
34
           Reserved
           Reserved
38
           MaxLat|MnGNT | INT-pin | INT-line
3C
           available for PCI unit
40-FF
```

Multiple Memory Read (1100)

This is an extension of the memory read bus cycle. It is used to read large blocks of memory without caching, which is beneficial for long sequential memory accesses.

Dual Address Cycle (1101)

Two address cycles are necessary when a 64 bit address is used, but only a 32 bit physical address exists. The least significant portion of the address is placed on the AD lines first, followed by the most significant 32 bits. The second address cycle also contains the command for the type of transfer (I/O, Memory, etc). The PCI bus supports a 64 bit I/O address space, although this is not available on Intel based PCs due to limitations of the CPU.

Memory-Read Line (1110)

This cycle is used to read in more than two 32 bit data blocks, typically up to the end of a cache line. It is more effecient than normal memory read bursts for a long series of sequential memory accesses.

Memory Write and Invalidate (1111)

This indicates that a minimum of one cache line is to be transferred. This allows main memory to be updated, saving a cache write-back cycle.

Bus Arbitration:

This section is under construction.

PCI Bios:

This section is under construction.

Contributor: Joakim Ögren, Mark Sokos

Sources: <u>Mark Sokos PCI page</u> Sources: "Inside the PCI Local Bus" by Guy W. Kendall, Byte, February 1994 v 19 p. 177-180 Sources: "The Indispensible PC Hardware Book" by Hans-Peter Messmer, ISBN 0-201-8769-3

This is the URL for the WWW page:

http://www.gl.umbc.edu/~msokos1/pci.txt

Open this address in your WWW browser.


VESA LocalBus (VLB) Connector



VESA LocalBus (VLB)

VLB=VESA Local Bus.

VESA=Video Electronics Standards Association.



A17 A18 A19 A20 A21 A22 A23 A24 A25 A26 A27 A28 A29 A30 A31 A32 A33 A34 A35 A36 A37 A38 A39 A40 A41 A42 A43 A44 A45	GND D27 D29 D31 A30 A28 A26 GND A24 A22 VCC A20 A18 A16 A14 A12 A10 A8 GND A6 A4 WBACK# BE0# VCC BE1# BE2# GND BE3# ADS#	Ground Data 27 Data 2 Data 31 Address 30 Address 28 Address 26 Ground Address 24 Address 22 +5 VDC Address 20 Address 18 Address 16 Address 16 Address 16 Address 12 Address 12 Address 10 Address 8 Ground Address 8 Ground Address 6 Address 4 Write Back Byte Enable 0 +5 VDC Byte Enable 1 Byte Enable 1 Byte Enable 2 Ground Byte Enable 3 Address Strobe
A48 A49 A50 A51 A52 A53 A54 A55 A56 A57 A58	LRDY# LDEV LREQ GND LGNT VCC ID2 ID3 ID4 LKEN# LEADS#	Local Ready Local Device Local Request Ground Local Grant +5 VDC Identification 2 Identification 3 Identification 4
B1 B2 B3 B4	D0 D2 D4 D6	Data 0 Data 2 Data 4 Data 6

B5 B6 B7 B8 B9 B10 B11 B12 B13 B14 B15 B16 B17 B18 B20 B21 B22 B23 B24 B25 B26 B27 B28 B30 B31 B32 B33 B34 B35 B36 B37 B38 B39 B40 B41 B42 B43 B44 B45	D8 GND D10 D12 VCC D14 D16 D18 D20 GND D22 D24 D26 D28 D30 VCC A31 GND A29 A27 A25 A23 A21 A19 GND A17 A25 A23 A21 A19 GND A17 A15 VCC A13 A11 A9 A7 A5 GND A3 A2 n/c RESET# DC# M/IO# W/R#	Data 8 Ground Data 10 Data 12 +5 VDC Data 14 Data 16 Data 18 Data 20 Ground Data 22 Data 24 Data 26 Data 28 Data 30 +5 VDC Address 31 Ground Address 29 Address 29 Address 27 Address 23 Address 23 Address 23 Address 13 Address 15 +5 VDC Address 15 +5 VDC Address 15 +5 VDC Address 13 Address 11 Address 13 Address 7 Address 5 Ground Address 3 Address 3 Addr
B48	RDYRTN #	,
B49 B50	GND IRQ9	Ground Interrupt 9

B51	BRDY#	Burst Ready
B52	BLAST#	Burst Last
B53	ID0	Identification 0
B54	ID1	Identification 1
B55	GND	Ground
B56	LCLK	Local Clock
B57	VCC	+5 VDC
B58	LBS16#	Local Bus Size 16

Contributor: Joakim Ögren

Source: <u>comp.sys.ibm.pc.hardware.* FAQ Part 4</u>, maintained by <u>Ralph Valentino</u>

VESA LocalBus (VLB) (Tech) Connector



VESA LocalBus (VLB) (Technical)

This section is currently based soly on the work by Mark Sokos.

This file is intended to provide a basic functional overview of the Vesa Local Bus, so that hobbyists and ametuers can design their own VLB compatible cards.

It is not intended to provide complete coverage of the VLB standard.

VLB Connectors are usually inline with ISA connectors, so that adapter cards may use both. However, the VLB is seperate, and does not need to connect to the ISA portion of the bus.

The 64 bit expansion of the bus (optional) does not add additional pins or connectors. Instead, it multiplexes the existing pins. The 32 bit VLB bus does not use the 64 bit signals shown in the above pinouts.

Signal Descriptions

A2-A31

Address Bus

ADS

Address Strobe

BE0-BE3

Byte Enable. Indicates that the 8 data lines corresponding to each signal will deliver valid data.

BLAST

Burst Last. Indicates a VLB Burst Cycle, which will complete with *BRDY. The VLB Burst cycle consists of an address phase followed by four data phases.

BRDY

Burst Ready. Indicates the end of the current burst transfer.

D0-D31

Data Bus. Valid bytes are indicated by *BE(x) signals.

D/C

Data/Command. Used with M/IO and W/R to indicate the type of cycle.

- M/IO D/ W/
 - CR
- 0 0 0 INTA sequence

	0 0 1 1 1 1 ID0-		1 0 1 0 1 0	I/ In H M	alt/Special (4 O Read O Write Instruction Feto alt/Shutdown Iemory Read Iemory Write	ch
	Ident	ifica	tion	Signa	IS.	
	ID0	ID	ID	СР	Bus Width	Burst
		1	4	U		
	0	0	0	(res		
)		
	0	0	1	(res		
)		
	0	1	0	486	16/32	Burst Possible
	0	1	1	486	16/32	Read Burst
	1	0	0	386	16/32	None
	1	0	1	386	16/32	None
	1	1	0	(res		
				ì		
	1	1	1	, 486	16/32/64	Read/Write Burst
	-	-	-			
				0	A	
	ID2 Indicates wait:			walt:	0 :	= 1 wait cycle (min)

ID2 Indicates wait:	0 = 1 wait cycle (min) 1 = no wait
ID3 Indicates bus speed:	0 = greater than 33.3 MHz 1 = less than 33.3 MHz

IRQ9

Interrupt Request. Connected to IRQ9 on ISA bus. This allows standalone VLB adapters (not connected to ISA portion of the bus) to have one IRQ.

LEADS

Local Enable Address Strobe. Set low by VLB master (not CPU). Also used for cache invalidation signal.

LBS16

Local Bus Size 16. Used by slave device to indicate that it has a transfer width of only 16 bits.

LCLK

Local Clock. Runs at the same frequency as the cpu, up to 50 MHz. 66 MHz is allowed for on-board devices.

LDEV

Local Device: When appropriate address and M/IO signals are present on the bus, the VLB device must pull this line low to indicate that it is a VLB device. The VLB controller will then use the VLB bus for the transfer.

LRDY

Local Ready. Indicates that the VLB device has completed the cycle. This signal is only used for single cycle transfers. *BRDY is used for burst transfers.

LGNT

Local Grant. Indicates that an *LREQ signal has been granted, and control is being transferred to the new VLB master.

LREQ

Local Request. Used by VLB Master to gain control of the bus.

M/IO

Memory/IO. See D/C for signal description.

RDYRTN

Ready Return. Indicates VLB cycle has been completed. May precede LRDY by one cycle.

RESET

Reset. Resets all VLB devices.

WBACK

Write Back.

64-bit Expansion Signals

ACK64

Acknowledge 64 bit transfer. Indicates that the device can perform the requested 64 bit transfer cycle.

BE4-BE7

Byte Enable. Indicates which bytes are valid (similar to BE0-BE3).

D32-D63


Upper 32 bits of data bus. Multiplexed with address bus.

LBS64

Local Bus Size 64 bits. Used by VLB Master to indicate that it desires a 64 bit transfer.

W/R

Write/Read. See D/C for signal description.



64 Bit Data Transfer Timing Diagram:

This is the URL for the WWW page:

http://www.gl.umbc.edu/~msokos1/vlb.txt

Open this address in your WWW browser.

CompactPCI Connector



CompactPCI

PCI=Peripheral Component Interconnect. CompactPCI is a a version of PCI adapted for industrial and/or embedded applications.

(At the backplane)

(At the device (card)) 7x47 PIN (IEC917 and IEC1076-4-101) CONNECTOR at the backplane. 7x47 PIN (IEC917 and IEC1076-4-101) CONNECTOR at the device (card).

Pin	Name	Description
Z1	GND	Ground
Z2	GND	Ground
Z3	GND	Ground
Z4	GND	Ground
Z5	GND	Ground
Z6	GND	Ground
Z7	GND	Ground
Z8	GND	Ground
Z9	GND	Ground
Z10	GND	Ground
Z11	GND	Ground
Z12	KEY	Keyed (no pin)
Z13	KEY	Keyed (no pin)
Z14	KEY	Keyed (no pin)
Z15	GND	Ground
Z16	GND	Ground
Z17	GND	Ground
Z18	GND	Ground
Z19	GND	Ground
Z20	GND	Ground
Z21	GND	Ground
Z22	GND	Ground
Z23	GND	Ground
Z24	GND	Ground
Z25	GND	Ground
Z26	GND	Ground
Z27	GND	Ground
Z28	GND	Ground
Z29	GND	Ground
Z30	GND	Ground
Z31	GND	Ground
Z32	GND	Ground

Z33 Z34 Z35 Z36 Z37 Z38 Z39 Z40 Z41 Z42 Z43 Z44 Z45 Z46 Z47	GND GND GND GND GND GND GND GND GND GND	Ground Ground Ground Ground Ground Ground Ground Ground Ground Ground Ground Ground Ground
A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16	5V TCK INTA# BRSV BRSV REQ# AD(30) AD(26) C/BE(3)# AD(21) AD(21) AD(18) KEY KEY KEY S.3V DEVSEL #	+5 VDC Test Clock Interrupt A Bused Reserved (don't use) Bused Reserved (don't use) Request PCI transfer Address/Data 30 Address/Data 26 Command: Byte Enable Address/Data 21 Address/Data 21 Address/Data 18 Keyed (no pin) Keyed (no pin) Keyed (no pin) +3.3 VDC Device Select
A17 A18 A19 A20 A21 A22 A23 A24 A25 A26 A27 A28 A29	3.3V SERR# 3.3V AD(12) 3.3V AD(7) 3.3V AD(1) 5V CLK1 CLK2 CLK4 V(I/O)	+3.3 VDC System Error +3.3 VDC Address/Data 12 +3.3 VDC Address/Data 7) +3.3 VDC Address/Data 7) +3.3 VDC Address/Data 1) +5 VDC Clock ?? MHz Clock ?? MHz Clock ?? MHz +3.3 VDC or +5 VDC

A30	C/BE(5)#	Command: Byte Enable
A31	AD(63)	Address/Data 63
A32	AD(59)	Address/Data 59
A33	AD(56)	Address/Data 56
A34	AD(52)	Address/Data 52
A35	AD(49)	Address/Data 49
A36	AD(45)	Address/Data 49
A37	AD(42)	Address/Data 45
A38	AD(35)	Address/Data 38
A39	BRSV	Address/Data 35
A40	BRSV	Bused Reserved (don't use)
A41	BRSV	Bused Reserved (don't use)
A42	BRSV	Bused Reserved (don't use)
A43	USR	User Defined
A44	USR	User Defined
A45	USR	User Defined
A46	USR	User Defined
A47	USR	User Defined
B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 B12 B13 B14 B15 B16 B17 B18 B19 B20 B21 B22 B23 B24 B25 B26 B27	-12V 5V INTB# GND BRSV GND AD(29) GND IDSEL GND AD(17) KEY KEY FRAME# GND SDONE GND AD(15) GND AD(15) GND AD(15) GND AD(4) 5V REQ64# GND CLK3	-12 VDC +5 VDC Interrupt B Ground Bused Reserved (don't use) Ground Address/Data 29 Ground Initialization Device Select Ground Address/Data 17 Keyed (no pin) Keyed (no pin) Keyed (no pin) Address or Data phase Ground Snoop Done Ground Address/Data 15 Ground Address/Data 9) Ground Address/Data 4) +5 VDC

B28	GND	Ground
B29	BRSV	Bused Reserved (don't use)
B30	GND	Ground
B31	AD(62)	Address/Data 62
B32	GND	Ground
B33	AD(55)	Address/Data 55
B34	GND	Ground
B35	AD(48)	Address/Data 48
B36	GND	Ground
B37	AD(41)	Address/Data 41
B38	GND	Ground
B39	AD(34)	Address/Data 34
B40	GND	Ground
B41	BRSV	Bused Reserved (don't use)
B42	GND	Ground
B43	USR	User Defined
B44	USR	User Defined
B45	USR	User Defined
B46	USR	User Defined
B47	USR	User Defined
C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 C15 C16 C17 C18 C19 C20 C21 C22 C23 C24 C25	TRST# TMS INTC# V(I/O) RST 3.3V AD(28) V(I/O) AD(23) 3.3V AD(16) KEY KEY IRDY# V(I/O) SBO# 3.3V AD(14) V(I/O) SBO# 3.3V AD(14) V(I/O) AD(8) 3.3V AD(3) V(I/O) BRSV	Test Logic Reset Test Mode Select Interrupt C +3.3 VDC or +5 VDC Reset +3.3 VDC Address/Data 28 +3.3 VDC or +5 VDC Address/Data 23 +3.3 VDC Address/Data 16 Keyed (no pin) Keyed (no pin) Keyed (no pin) Initiator Ready +3.3 VDC or +5 VDC Snoop Backoff +3.3 VDC Address/Data 14 +3.3 VDC or +5 VDC Address/Data 14 +3.3 VDC Address/Data 3) +3.3 VDC Address/Data 3) +3.3 VDC or +5 VDC Bused Reserved (don't use)

C26 C27	REQ1# SYSEN#	Request PCI transfer
C28 C29 C30 C31 C32 C33 C34 C35 C36 C37 C38 C39 C40 C41 C42 C43 C44 C45 C46 C47	GNT3# C/BE(7) V(I/O) AD(61) V(I/O) AD(54) V(I/O) AD(47) V(I/O) AD(40) V(I/O) AD(33) FAL# DEG# PRST# USR USR USR USR USR	Grant Command: Byte Enable +3.3 VDC or +5 VDC Address/Data 61 +3.3 VDC or +5 VDC Address/Data 54 +3.3 VDC or +5 VDC Address/Data 47 +3.3 VDC or +5 VDC Address/Data 40 +3.3 VDC or +5 VDC Address/Data 33 Power Supply Status FAL (CompactPCI specific) Power Supply Status DEG (CompactPCI specific) Push Button Reset (CompactPCI specific) User Defined User Defined User Defined User Defined
D1 D2 D3 D4	+12V TDO 5V INTP	+12 VDC Test Data Output +5 VDC
D5 D6	GND CLK	Ground
D7 D8 D9 D10 D11 D12 D13 D14 D15 D16 D17 D18 D19 D20 D21 D22	GND AD(25) GND AD(20) GND KEY KEY KEY GND STOP# GND PAR GND PAR GND AD(11) M66EN AD(6)	Ground Address/Data 25 Ground Address/Data 20 Ground Keyed (no pin) Keyed (no pin) Keyed (no pin) Ground Stop transfer cycle Ground Parity for AD0-31 & C/BE0-3 Ground Address/Data 11

D23 D24 D25 D26 D27 D28 D29 D30 D31 D32 D33 D34 D35 D36 D37 D38 D39 D40 D41 D42 D43 D44 D45 D46 D47	5V AD(0) 3.3V GNT1# GNT2# REQ4# GND C/BE(4)# GND AD(58) GND AD(51) GND AD(51) GND AD(51) GND AD(44) GND AD(37) GND REQ5# GND REQ5# GND REQ6# USR USR USR USR	+5 VDC Address/Data 0) +3.3 VDC Grant Grant Request PCI transfer Ground Command: Byte Enable Ground Address/Data 58 Ground Address/Data 51 Ground Address/Data 51 Ground Address/Data 44 Ground Address/Data 37 Ground Request PCI transfer Ground Request PCI transfer User Defined User Defined User Defined User Defined
E1 E2 E3 E4 E5 E6 E7 E8 E9 E10 E11 E12 E13 E14 E15 E16 E17 E16 E17 E13 E14 E15 E16 E17 E12 E13 E14 E15 E16 E17 E12 E13 E14 E15 E16 E17 E12 E13 E14 E15 E16 E17 E12 E16 E17 E12 E12 E12 E13 E14 E15 E16 E17 E16 E17 E18 E19 E12 E19 E12 E12 E13 E14 E15 E16 E17 E18 E17 E18 E19 E12 E16 E17 E18 E17 E18 E17 E18 E17 E18 E17 E18 E17 E18 E19 E20	5V TDI INTD# INTS GNT# AD(31) AD(27) AD(24) AD(22) AD(19) C/BE(2)# KEY KEY KEY KEY KEY TRDY# LOCK# PERR# C/BE(1)# AD(13) AD(10)	+5 VDC Test Data Input Interrupt D Grant Address/Data 31 Address/Data 27 Address/Data 27 Address/Data 24 Address/Data 22 Address/Data 19 Command: Byte Enable Keyed (no pin) Keyed (no pin) Keyed (no pin) Target Ready Lock resource Parity Error Command: Byte Enable Address/Data 13 Address/Data 10

E21 E22 E23 E24	C/BE(0)# AD(5) AD(2) ACK64#	Command: Byte Enable Address/Data 5) Address/Data 2)
E25 E26 E27 E28 E29 E30	5V REQ2# REQ3# GNT4# C/BE(6)# PAR64	+5 VDC Request PCI transfer Request PCI transfer Grant Command: Byte Enable
E31 E32 E33 E34 E35 E36 E37 E38 E39 E40 E41 E42 E43 E44 E45 E46 E47	AD(60) AD(57) AD(53) AD(50) AD(46) AD(43) AD(32) AD(32) GNT5# BRSV GNT6# USR USR USR USR USR	Address/Data 60 Address/Data 57 Address/Data 53 Address/Data 50 Address/Data 46 Address/Data 43 Address/Data 39 Address/Data 36 Address/Data 32 Grant Bused Reserved (don't use) Grant User Defined User Defined User Defined User Defined User Defined User Defined
F1 F2 F3 F4 F5 F6 F7 F8 F9 F10 F11 F12 F13 F14 F15 F16 F17 F18	GND GND GND GND GND GND GND GND GND KEY KEY KEY KEY GND GND GND GND GND	Ground Ground Ground Ground Ground Ground Ground Ground Ground Keyed (no pin) Keyed (no pin) Keyed (no pin) Keyed (no pin) Ground Ground Ground Ground

F19 F20 F21 F22 F23 F24 F25	GND GND GND GND GND GND GND	Ground Ground Ground Ground Ground Ground
F26	GND	Ground
F27	GND	Ground
F28	GND	Ground
F29	GND	Ground
F30 F31	GND GND	Ground
F31 F32	GND	Ground Ground
F32	GND	Ground
F34	GND	Ground
F35	GND	Ground
F36	GND	Ground
F37	GND	Ground
F38	GND	Ground
F39	GND	Ground
F40	GND	Ground
F41	GND	Ground
F42	GND	Ground
F43	GND	Ground
F44	GND	Ground
F45	GND	Ground
F46	GND	Ground
F47	GND	Ground

Contributor: <u>Joakim Ögren</u>

Sources: <u>CompactPCI specifictions v1.0</u> at <u>CompactPCI's homepage</u>

Sources: Mark Sokos PCI page

Sources: "Inside the PCI Local Bus" by Guy W. Kendall, Byte, February 1994 v 19 p. 177-180 Sources: "The Indispensible PC Hardware Book" by Hans-Peter Messmer, ISBN 0-201-8769-3

Please send any comments to Joakim Ögren.

This is the URL for the WWW page: http://www.compactpci.com/cspec.htm Open this address in your WWW browser. This is the URL for the WWW page:

http://www.compactpci.com/

Open this address in your WWW browser.

CompactPCI (Tech) Connector



CompactPCI (Technical)

This section does not currently contain so much in depth information as I would like.

Since CompactPCI is based on PCI you should first refer to the PCI standard. This only explains the extensions CompactPCI specifies.

For a copy of the full CompactPCI standard, contact:

PCI Industrial Computer Manufacturers Group (PICMG) c/o Roger Communications 301 Edgewater place Suite 220 Wakewater MA01880 Phone: 1-617-224-1100 Fax: 1-617-224-1239

Overview:

A CompactPCI system is composed of up to eight CompactPCI card locations:

- One System Slot
- Up to seven Peipherial Slots

The connector has 7 columns with 47 rows. They're divided into groups:

- Row 1-25: 32-bit PCI
- Row 26-47: Additional pins for 64-bit PCI (System Slot boards must use it).
- Row 26-28 and 40-42: Primarily implemented on System Slot boards.

The following signals must be terminated:

- AD0-31
- C/BE0#-C/BE3#
- PAR
- FRAME#
- IRDY#
- TRDY#
- STOP#
- LOCK#
- IDSEL
- DEVSEL#
- PERR#
- SERR#
- RST#

The following signals must be terminated if used:

• INTA#

- INTB#
- INTC#
- INTD#
- SB0#
- SDOBE
- AD32-AD63
- C/BE4#-C/BE7#
- REQ64#
- ACK64#
- PAR64#

The following signals do no require a stub termination:

- CLK
- REQ#
- GNT#
- TDI#
- TDO
- TCK
- TMS
- TRST#

The System Slot board must pullup the following signals (even if not used):

- REQ64#
- ACK64#

Connector:

1	GN D	5V	-12V	TRST#	12V	5V	GN D
2	GN D	ТСК	5V	TMS	DO	TDI	GN D
3	GN D	INTA#	INTB#	INTC#	5V	INTD#	GN D
4	GN D	BRSV	GND	V(I/O)	INTP	INTS	GN D
5	GN D	BRSV	BRSV	RST	GND	GNT#	GN D
6	GN D	REQ#	GND	3.3V	CLK	AD(31)	GN D
7	GN D	AD(30)	AD(29)	AD(28)	GND	AD(27)	GN D
8	GN D	AD(26)	GND	V(I/O)	AD(25)	AD(24)	GN D
9	GN D	C/BE(3)#	IDSEL	AD(23)	GND	AD(22)	GN D
10	GN D	AD(21)	GND	3.3V	AD(20)	AD(19)	GN D
11	GN D	AD(18)	AS(17)	AD(16)	GND	C/ BE(2)#	GN D

12	KE Y	KEY	KEY	KEY	KEY	KEY	KE Y
13	KE Y	KEY	KEY	KEY	KEY	KEY	KE Y
14	KE Y	KEY	KEY	KEY	KEY	KEY	KE Y
15	GN D	3.3V	FRAME #	IRDY#	GND	TRDY#	GN D
16	GN D	DEVSEL #	GND	V(I/O)	STOP#	LOCK#	GN D
17	GN D	" 3.3V	SDONE	SBO#	GND	PERR#	GN D
18	GN D	SERR#	GND	3.3V	PAR	C/ BE(1)#	GN D
19	GN D	3.3V	AD(15)	AD(14)	GND	AD(13)	GN D
20	GN D	AD(12)	GND	V(I/O)	AD(11)	AD(10)	GN D
21	GN D	3.3V	AD(9)	AD(8)	M66EN	C/ BE(0)#	GN D
22	GN D	AD(7)	GND	3.3V	AD(6)	AD(5)	GN D
23	GN D	3.3V	AD(4)	AD(3)	5V	AD(2)	GN D
24	GN D	AD(1)	5V	V(I/O)	AD(0)	ACK64#	GN D
25	GN D	5V	REQ64#	BRSV	3.3V	5V	GN D
26	GN D	CLK1	GND	REQ1#	GNT1#	REQ2#	GN D
27	GN D	CLK2	CLK3	SYSEN #	GNT2#	REQ3#	GN D
28	GN D	CLK4	GND	GNT3#	REQ4#	GNT4#	GN D
29	GN D	V(I/O)	BRSV	C/BE(7)	GND	C/ BE(6)#	GN D
30	GN D	C/BE(5)#	GND	V(I/O)	C/ BE(4)#	PAR64	GN D
31	GN D	AD(63)	AD(62)	AD(61)	GND	AD(60)	GN D
32	GN D	AD(59)	GND	V(I/O)	AD(58)	AD(57)	GN D
33	GN D	AD(56)	AD(55)	AD(54)	GND	AD(53)	GN D
34	GN D	AD(52)	GND	V(I/O)	AD(51)	AD(50)	GN D

35	GN D	AD(49)	AD(48)	AD(47)	GND	AD(46)	GN D
36	GN D	AD(45)	GND	V(I/O)	AD(44)	AD(43)	GN D
37	GN D	AD(42)	AD(41)	AD(40)	GND	AD(39)	GN D
38	GN D	AD(38)	GND	V(I/O)	AD(37)	AD(36)	GN D
39	GN D	AD(35)	AD(34)	AD(33)	GND	AD(32)	GN D
40	GN D	BRSV	GND	FAL#	REQ5#	GNT5#	GN D
41	GN D	BRSV	BRSV	DEG#	GND	BRSV	GN D
42	GN D	BRSV	GND	PRST#	REQ6#	GNT6#	GN D
43	GN D	USR	USR	USR	USR	USR	GN D
44	GN D	USR	USR	USR	USR	USR	GN D
45	GN D	USR	USR	USR	USR	USR	GN D
46	GN D	USR	USR	USR	USR	USR	GN D
47	GN D	USR	USR	USR	USR	USR	GN D
	Z	Α	В	С	D	Е	F

Signal Descriptions:

PRST

Push Button Reset.

DEG

Power Supply Status DEG

FAL

Power Supply Status FAL

SYSEN

System Slot Identification

Contributor: Joakim Ögren, Mark Sokos

Sources: <u>CompactPCI specifictions v1.0</u> at <u>CompactPCI's homepage</u> Sources: <u>Mark Sokos PCI page</u> Sources: "Inside the PCI Local Bus" by Guy W. Kendall, Byte, February 1994 v 19 p. 177-180 Sources: "The Indispensible PC Hardware Book" by Hans-Peter Messmer, ISBN 0-201-8769-3 Info: CompactPCI - An Open Industrial Computer Standard article by Joseph S. Pavlat

Please send any comments to Joakim Ögren.

This is the URL for the WWW page: http://www.eetoolbox.com/vtc/pavj1/pavjp.htm Open this address in your WWW browser. This the e-mail address: jpavlat@prolog.com

Choose this address in your e-mail reader.

IndustrialPCI Connector

UPDATED
UPDATED
UPDATED

IndustrialPCI (IPCI)

PCI=Peripheral Component Interconnect. IndustrialPCI is a a version of PCI adapted for industrial and/or embedded applications.

The IPCI connector has three parts:

- Optional 60 pin PCI 64 bit extension (Top)
- Mandatory 120 pin PCI 32 bit (Middle)
- Optional 60 pin Custom I/O (Bottom)

(At the device (card))

UNKNOWN CONNECTOR at the backplane. UNKNOWN CONNECTOR at the device (card).

System Slot (Middle)

A1+3.3 VDCA2AD2Address 2A3AD6Address 6A4GNDGroundA5AD10Address 10A6AD13Address 13A7GNDGroundA8SDONESnoop DoneA9GNDGroundA11AD18Address 18A12GNDGroundA13+5V+5 VDCA14AD24Address 24A15AD27Address 27A16GNDGroundA17REQ2Request 2A18GNDGround	Pin	Name	Description	Note
A3AD6Address 6A4GNDGroundA5AD10Address 10A6AD13Address 13A7GNDGroundA8SDONESnoop DoneA9GNDGroundA10FRAME#Indicate Address or Data phaseA11AD18Address 18A12GNDGroundA13+5V+5 VDCA14AD24Address 24A15AD27Address 27A16GNDGroundA17REQ2Request 211	A1	+3,3V	+3.3 VDC	
A4GNDGroundA5AD10Address 10A6AD13Address 13A7GNDGroundA8SDONE GNDSnoop Done Ground1A9GNDIndicate Address or Data phase Address 181A10FRAME# AD18Indicate Address or Data phase Address 181A12GNDGround1A13+5V+5 VDC1A14AD24Address 241A15AD27Address 271A16GNDGround1A17REQ2Request 21	A2	AD2	Address 2	
A5AD10Address 10A6AD13Address 13A7GNDGroundA8SDONESnoop DoneA9GNDGroundA10FRAME#Indicate Address or Data phase1A11AD18Address 18A12GNDGround-A13+5V+5 VDC-A14AD24Address 24-A15AD27Address 27-A16GNDGround-A17REQ2Request 21	A3	AD6	Address 6	
A6AD13Address 13A7GNDGroundA8SDONESnoop Done Ground1A9GNDGround1A10FRAME#Indicate Address or Data phase Address 181A12GNDGround-A13+5V+5 VDC-A14AD24Address 24-A15AD27Address 27-A16GNDGround-A17REQ2Request 21	A4	GND	Ground	
A7GNDGroundA8SDONESnoop Done Ground1A9GNDGround1A10FRAME# AD18Indicate Address or Data phase Address 181A12GNDGround-A13+5V+5 VDC-A14AD24Address 24-A15AD27Address 27-A16GNDGround-A17REQ2Request 21	A5	AD10	Address 10	
A8 A9SDONE GNDSnoop Done Ground1A10 A11FRAME# AD18Indicate Address or Data phase Address 181A12 A12GNDGround1A13 A13+5V+5 VDC1A14 AD24Address 241A15 A15AD27Address 271A16 A17GNDGround1	A6	AD13	Address 13	
A9GNDGroundA10FRAME#Indicate Address or Data phase1A11AD18Address 181A12GNDGround1A13+5V+5 VDC1A14AD24Address 241A15AD27Address 271A16GNDGround1	A7	GND	Ground	
A10FRAME#Indicate Address or Data phase1A11AD18Address 181A12GNDGround1A13+5V+5 VDC1A14AD24Address 241A15AD27Address 271A16GNDGround1A17REQ2Request 21	A8	SDONE	Snoop Done	1
A11AD18Address 18A12GNDGroundA13+5V+5 VDCA14AD24Address 24A15AD27Address 27A16GNDGroundA17REQ2Request 21	A9	GND	Ground	
A12GNDGroundA13+5V+5 VDCA14AD24Address 24A15AD27Address 27A16GNDGroundA17REQ2Request 21	A10	FRAME#	Indicate Address or Data phase	1
A13 +5V +5 VDC A14 AD24 Address 24 A15 AD27 Address 27 A16 GND Ground A17 REQ2 Request 2 1	A11	AD18	Address 18	
A14AD24Address 24A15AD27Address 27A16GNDGroundA17REQ2Request 21	A12	GND	Ground	
A15AD27Address 27A16GNDGroundA17REQ2Request 21	A13	+5V	+5 VDC	
A16GNDGroundA17REQ2Request 21	A14	AD24	Address 24	
A17 REQ2 Request 2 1	A15	AD27	Address 27	
	A16	GND	Ground	
A18 GND Ground			•	1
	A18	GND	Ground	
A19 CLK1 33 or 66 MHz Clock	A19	CLK1	33 or 66 MHz Clock	
A20 CLK2	A20	CLK2		
A21 GND Ground	A21	GND	Ground	

A22	CLK3		
A23	CLK4		
A24	+3,3V	+3.3 VDC	
B1	REQ64#	Request 64 ???	1
B2	AD3	Address 3	
B3	+5V	+5 VDC	
B4	AD8	Address 8	
B5	+3,3V	+3.3 VDC	
B6	AD14	Address 14	
B7	PAR	Parity	
B8	+3,3V	+3.3 VDC	
B9	STOP#	Stop	1
B10		Command, Byte Enable 2	
B11	V(I/O)	+3.3 or +5 VDC	
B12	AD21	Address 21	
B13	+3,3V	+3.3 VDC	
B14	V(I/O)	+3.3 or +5 VDC	
B15	AD28	Address 28	
B16	AD31	Address 31	
B17	+3,3V	+3.3 VDC	
B18	GNT3	Grant 3	
B19	RST#	Reset	
B20	NMI#	Non Maskable Interrupt	
B21	X6	Reserved (6)	
	+5V	+5 VDC	•
	RSTIN#		2
B24	USB+	Universal Serial Bus (USB)(+)	
C1	ACK64#	Acknowledge 64 ???	1
C2	GND	Ground	
C3	AD7	Address 7	
C4	AD9	Address 9	
C5	AD11	Address 11	
C6	GND	Ground	4
C7 C8	SERR# PERR#	System Error Parity Error	1 1
C9	DEVSEL#	Device Select	1
C10	GND	Ground	
C11	AD19	Address 19	

C12	AD22	Address 22	
C13	GND	Ground	
C14	AD25	Address 25	
C15	GND	Ground	
C16	X1	Reserved (1)	
C17	GNT2	Grant 2	
C18	REQ4	Request 4	1
C19 C20	SLEEP#/SDAT	Sleep/Serial Data (I2C) Reserved (4)	3
	NTD#	Interrupt D	1
	INTB#	Interrupt B	1
C23	+5V	+5 VDC	
C24	USB-	Universal Serial Bus (USB)(-)	
D1	AD0	Address 0	
D2	AD4	Address 4	
D3	C/BE0#	Command, Byte Enable 0	
D4	+3,3V	+3.3 VDC	
D5	AD12	Address 12	
D6	AD15	Address 15	
D7	V(I/O)	+3.3 or +5 VDC	
D8	LOCK#	Resource Lock	1
D9 D10	TRDY#	Test Logic Ready Address 16	1
	AD16 AD20	Address 20	
D11 D12		+5 VDC	
	+5V +5V	+5 VDC +5 VDC	
D13	AD26	Address 26	
D14	AD20 AD29	Address 20 Address 29	
D15	REQ1	Request 1	1
	REQ3	Request 3	1
	V(I/O)	+3.3 or +5 VDC	
D19	X2	Reserved (2)	
D20	X5	Reserved (5)	
D21	+3,3V	+3.3 VDC	
D22	INTA#	Interrupt A	1
D23	ICPEN#/SCLK	ICPEN/Serial Clock (I2C)	3
D24 E1	OSC (PWDN) AD1	Address 1	
E1 E2	ADT AD5	Address 5	
LZ	AD3		

E3	GND	Ground	
E4	M66EN	Enable 66Mhz PCI-bus	
E5	GND	Ground	
E6	C/BE1#	Command, Byte Enable 1	
E7 E8	SBO# +5V	Snoop Backoff +5 VDC	1
E9 E10	IRDY# AD17	Initatior Ready Address 17	1
E11	GND	Ground	
E12	AD23	Address 23	
E13	C/BE3#	Command, Byte Enable 3	
E14	GND	Ground	
E15	AD30	Address 30	
E16	GNT1	Grant 1	
E17	+5V	+5 VDC	
E18	GNT4	Grant 4	
E19	X3	Reserved (3)	
E20	GND	Ground	
E21 E22	-	Interrupt C -12 VDC	1
E23	+12V	+12 VDC	
E24	VBATT		

1 = Pullup resistor of 2,7 kW on the System Slot (CPU).

2 = Pullup resistor of 330 W on the System Slot (CPU).

3 = Pullup resistor of 4,7 kW, if not supported by the System Slot (CPU).

Module Bus Slot (Middle)

Pin A1	Name +3,3V	Description +3.3 VDC	Note
A2	AD2	Address 2	
A3	AD6	Address 6	
A4	GND	Ground	
A5	AD10	Address 10	
A6	AD13	Address 13	
A7	GND	Ground	
A8	SDONE	Snoop Done	1
A9	GND	Ground	
A10 A11	FRAME# AD18	Indicate Address or Data phase Address 18	1

A12	GND	Ground	
A13	+5V	+5 VDC	
A14	AD24	Address 24	
A15	AD27	Address 27	
A16	GND	Ground	
A17		Request 2	1
A18	CLKM	·	
A19	CLK1	33 or 66 MHz Clock	
A20	CLK2		
A21	GND	Ground	
A22	CLK3		
A23	CLK4		
A24	+3,3V	+3.3 VDC	
B1	REQ64#	Request 64 ???	1
B2	AD3	Address 3	
B3	+5V	+5 VDC	
B4	AD8	Address 8	
B5	+3,3V	+3.3 VDC	
B6	AD14	Address 14	
B7	PAR	Parity	
B8	+3,3V	+3.3 VDC	
B9	STOP#	Stop	1
B10	C/BE2#	Command, Byte Enable 2	
B11	V(I/O)	+3.3 or +5 VDC	
B12	AD21	Address 21	
B13	+3,3V	+3.3 VDC	
B14	V(I/O)	+3.3 or +5 VDC	
B15	AD28	Address 28	
B16	AD31	Address 31	
B17		+3.3 VDC	
B18	GNT3	Grant 3	
B19	RST#	Reset	
B20	NMI#	Non Maskable Interrupt	
B21	X6	Reserved (6)	
B22	+5V	+5 VDC	
B23			
B24	USB+	Universal Serial Bus (USB)(+)	
C1	ACK64#	Acknowledge 64 ???	1

C2	GND	Ground	
C3	AD7	Address 7	
C4	AD9	Address 9	
C5	AD11	Address 11	
C6	GND	Ground	
C7	SERR#	System Error	1
C8	PERR#	Parity Error	1
C9 C10	DEVSEL# GND	Device Select Ground	1
C11	AD19	Address 19	
	AD22	Address 22	
C13		Ground	
	AD25	Address 25	
C15	GND	Ground	
C16	X1	Reserved (1)	
C17	GNT2	Grant 2	
C18	REQ4	Request 4	1
	SLEEP#/SDAT		
C20	X4	Reserved (4)	
C21	INTD#	Interrupt D	1
C22		Interrupt B	1
C23	+5V	+5 VDC	
C24	USB- AD0	Universal Serial Bus (USB)(-) Address 0	
D1 D2	AD0 AD4	Address 4	
D2 D3	C/BE0#	Command, Byte Enable 0	
D3 D4	+3,3V	+3.3 VDC	
D4 D5	AD12	Address 12	
D6	AD15	Address 15	
D7	V(I/O)	+3.3 or +5 VDC	
D8	LOCK#	Resource Lock	1
D9	TRDY#	Test Logic Ready	1
D10	AD16	Address 16	
D11	AD20	Address 20	
D12	+5V	+5 VDC	
D13	+5V	+5 VDC	
D14	AD26	Address 26	
D15	AD29	Address 29	
D16	REQ1	Request 1	1

D17		Request 3	1
	V(I/O)	+3.3 or +5 VDC	
D19	X2	Reserved (2)	
D20	X5	Reserved (5)	
D21	+3,3V	+3.3 VDC	
D22 D23 D24	INTA# ICPEN#/SCLK OSC (PWDN)	Interrupt A ICPEN/Serial Clock (I2C)	1 3
E1	AD1	Address 1	
E2	AD5	Address 5	
E3	GND	Ground	
E4	M66EN	Enable 66Mhz PCI-bus	
E5	GND	Ground	
E6	C/BE1#	Command, Byte Enable 1	
E7 E8	SBO# +5V	Snoop Backoff +5 VDC	1
E9	IRDY#	Initatior Ready	1
E10	AD17	Address 17	
E11	GND	Ground	
E12	AD23	Address 23	
E13	C/BE3#	Command, Byte Enable 3	
E14	GND	Ground	
E15	AD30	Address 30	
E16	GNT1	Grant 1	
E17	+5V	+5 VDC	
E18	GNT4	Grant 4	
E19	X3	Reserved (3)	
E20	GND	Ground	
E21	INTC#	Interrupt C	1
E22	-12V	-12 VDC	
E23	+12V	+12 VDC	
E24	VBATT		

1 = Pullup resistor of 2,7 kW on the System Slot (CPU).

Card Slot (Middle)

Pin	Name	Description	Note
A1	+3,3V	+3.3 VDC	
A2	AD2	Address 2	
A3	AD6	Address 6	

A4	GND	Ground	
A5	AD10	Address 10	
A6	AD13	Address 13	
A7	GND	Ground	
A8	SDONE	Snoop Done	1
A9	GND	Ground	
A10 A11	FRAME# AD18	Indicate Address or Data phase Address 18	1
A12	GND	Ground	
A13	+5V	+5 VDC	
A14	AD24	Address 24	
A15	AD27	Address 27	
A16	GND	Ground	
A17	IDSEL0	IDSEL0	1
A18	GND	Ground	
A19	CLK1	33 or 66 MHz Clock	
A20	GND	Ground	
A21	GND	Ground	
A22	GND	Ground	
A23	GND	Ground	
A24	+3,3V	+3.3 VDC	
B1	REQ64#	Request 64 ???	1
B2	AD3	Address 3	
B3	+5V	+5 VDC	
B4	AD8	Address 8	
B5	+3,3V	+3.3 VDC	
B6	AD14	Address 14	
B7	PAR	Parity	
B8	+3,3V	+3.3 VDC	
B9	STOP#	Stop	1
B10	C/BE2#	Command, Byte Enable 2	
	V(I/O)	+3.3 or +5 VDC	
B12	AD21	Address 21	
	+3,3V	+3.3 VDC	
B14	V(I/O)	+3.3 or +5 VDC	
B15	AD28	Address 28	
B16	AD31	Address 31	
B17	+3,3V	+3.3 VDC	

B18	GND	Ground	
B19	RST#	Reset	
B20	NMI#	Non Maskable Interrupt	
B21	X6	Reserved (6)	
B22	+5V	+5 VDC	:
B23	RSTIN#		
B24	USB+	Universal Serial Bus (USB)(+)	
C1	ACK64#	Acknowledge 64 ???	1
C2	GND	Ground	
C3	AD7	Address 7	
C4	AD9	Address 9	
C5	AD11	Address 11	
C6	GND	Ground	
C7	SERR#	System Error	1
C8 C9	PERR# DEVSEL#	Parity Error Device Select	1 1
	GND	Ground	•
C11	AD19	Address 19	
C12	AD22	Address 22	
C13	GND	Ground	
C14	AD25	Address 25	
C15	GND	Ground	
C16	X1	Reserved (1)	
C17	IDSEL1	Initialization Device Select 1	
C18	GND	Ground	
C19	SLEEP#/SDAT	Sleep/Serial Data (I2C)	
C20	X4	Reserved (4)	
C21	INTD#	Interrupt D	1
C22	INTB#	Interrupt B	1
C23	+5V	+5 VDC	
C24	USB-	Universal Serial Bus (USB)(-)	
D1	AD0	Address 0	
D2	AD4	Address 4	
D3	C/BE0#	Command, Byte Enable 0	
D4	+3,3V	+3.3 VDC	
D5	AD12	Address 12	
D6	AD15	Address 15	
D7	V(I/O)	+3.3 or +5 VDC	
D8	LOCK#	Resource Lock	1

D9 D10	TRDY# AD16	Test Logic Ready Address 16	1
D11	AD20	Address 20	
D12	+5V	+5 VDC	
D13	+5V	+5 VDC	
D14	AD26	Address 26	
D15	AD29	Address 29	
D16 D17	REQ1 IDSEL2	Request 1 Initialization Device Select 2	1
D18	V(I/O)	+3.3 or +5 VDC	
D19	X2	Reserved (2)	
D20	X5	Reserved (5)	
D21	+3,3V	+3.3 VDC	
D22 D23 D24	INTA# ICPEN#/SCLK OSC (PWDN)	Interrupt A ICPEN/Serial Clock (I2C)	1 3
E1	AD1	Address 1	
E2	AD5	Address 5	
E3	GND	Ground	
E4	M66EN	Enable 66Mhz PCI-bus	
E5	GND	Ground	
E6	C/BE1#	Command, Byte Enable 1	
E7 E8	SBO# +5V	Snoop Backoff +5 VDC	1
E9 E10	IRDY# AD17	Initatior Ready Address 17	1
E11	GND	Ground	
E12	AD23	Address 23	
E13	C/BE3#	Command, Byte Enable 3	
E14	GND	Ground	
E15	AD30	Address 30	
E16	GNT1	Grant 1	
E17	+5V	+5 VDC	
E18	GNT4	Grant 4	
E19	X3	Reserved (3)	
E20	GND	Ground	
E21	INTC#	Interrupt C	1
E22	-12V	-12 VDC	

E23 +12V +12 VDC

E24 VBATT

1 = Pullup resistor of 2,7 kW on the System Slot (CPU).

64-bit PCI (Top)

Pin	Name	Description	Note
A1	GND	Ground	
A2	X10	Reserved (10)	
A3	AD35	Address 35	2
A4	AD38	Address 38	2 2 2
A5 A6	AD42	Address 42 +3.3 or +5 VDC	Ζ
A7	V(I/O)		
A8	AD52	Address 52	2
A9	AD56	Address 56	2 2 2 2
A10	AD60	Address 60	2
A11	AD63	Address 63	2
A12	GND	Ground	
B1	X7	Reserved (7)	
B2	GND	Ground	-
B3	AD36	Address 36	2
B4 B5	AD39 AD43	Address 39 Address 43	2
B6	AD46	Address 46	2
B7	AD49	Address 49	2
B8	AD53	Address 53	2 2 2 2 2 2 2 2 2 2 2
B9	AD57	Address 57	2
B10 B11	AD61 GND	Address 61 Ground	2
B12	C/	Command, Byte Enable 6	2
	О, ВЕ6#	Command, Dyte Enable o	2
C1	X8	Reserved (8)	
C2	AD32	Address 32	2
C3	GND	Ground	
C4	AD40	Address 40	2
C5 C6	AD44 GND	Address 44 Ground	2
C7	GND	Ground	0
C8 C9	AD54 AD58	Address 54 Address 58	2 2
C9 C10	GND	Ground	2
C11	PAR64		2
011	. <i></i>		-

C12	C/ BE7#	Command, Byte Enable 7	2
D1	X9	Reserved (9)	
D2 D3 D4	AD33 AD37 GND	Address 33 Address 37 Ground	2 2
D5 D6 D7 D8 D9	AD45 AD47 AD50 AD55 GND	Address 47 Address 50	2 2 2 2
D10 D11 D12	AD62 C/ BE4# X11	Address 62 Command, Byte Enable 4	2 2
E1	GND	Reserved (11) Ground	
E2 E3	AD34 V(I/O)	Address 34	2
E4 E5	AD41 GND	Address 41 Ground	2
E6 E7 E8	AD48 AD51 GND	Address 48 Address 51 Ground	2 2
E9 E10	AD59 V(I/O)	Address 59 +3.3 or +5 VDC	2
E11	C/ BE5#	Command, Byte Enable 5	2
E12	X12	Reserved (12)	

2 = Pullup resistor of 2,7 kW (5V bus system) or 8,2 kW (3,3V bus system) on the backplane.

ISA96/AT96 (Bottom)

Pin A1	Name RSTDRV	Description	Note
A2	IRQ9	Interrupt 9	
A3	SD11	Data 11	
A4	SD9	Data 9	
A5	IOCHRD Y		1
A6	IOW#	I/O Write	
A7	SA15	Address 15	
A8	CLK	Clock	

A9	SA10	Address 10
A10	SA7	Address 7
A11	T/C	
A12	SA2	Address 2
B1	SD15	Data 15
B2	SD13	Data 13
B3	SD3	Data 3
B4	SD1	Data 1
B5	SMEMW #	System Memory Write
B6	" SA18	Address 18
B7	SA14	Address 14
B8	DACK6#	DMA Acknowledge 6
B9	SA9	Address 9
B10	IRQ3	Interrupt 3
B11		•
B12		Address 1
C1	SD7	Data 7
C2	SD5	Data 5
C3	SD10	Data 10
C4	SD8	Data 8
C5	AEN	Address Enable
C6	IOR#	I/O Read
C7	SA13	Address 13
C8	SA11	Address 11
C9	IRQ5	Interrupt 5
C10	SA6	Address 6
C11	SA4	Address 4
C12		Interrupt 11
D1	SD14	Data 14
D2	SD12	Data 12
D3	SD2	Data 2
D4	SD0	Data 0
D5	SMEMR#	, , , , , , , , , , , , , , , , , , ,
D6	SA17	Address 17
D7	REF#	
D8	IRQ7	Interrupt 7
D9	SA8	Address 8

D10	MCS16#	
D11	BALE	
D12	SA0	Address 0
E1	SD6	Data 6
E2	SD4	Data 4
E3	0WS	
E4	SBHE#	
E5	SA19	Address 19
E6	SA16	Address 16
E7	SA12	Address 12
E8	DRQ6	DMA Request 6
E9	IRQ4	Interrupt 4
E10	SA5	Address 5
E11	SA3	Address 3
E12	IRQ10	Interrupt 10

1 = Pullup resistor must be integrated into the System Slot (CPU).

1

1

VMEbus (Bottom)

Pin A1 A2 A3 A4 A5 A6 A7 A8 A9	Name D0 D2 D12 D7 DS1# BR3# AM1 AM3 IACKOUT	Description Data 0 Data 2 Data 12 Data 7
A10 A11 A12 B1	A12	Address 14 Address 12 Address 10
B2 B3 B4 B5	D10 D5 D15 SYSRES #	Data 10 Data 5 Data 15
B6 B7 B8	# A23 A21 A19	Address 23 Address 21 Address 19

B9 B10 B11 C1 C2 C3 C4 C5 C6 C7 C8	A16 A6 A4 A2 D8 D3 D13 SYSCLK DS0# DTACK# AS# IACK#	Address 16 Address 6 Address 4 Address 2 Data 8 Data 3 Data 13
C9	AM4	
C10 C11 C12 D1 D2 D3 D4	A13 A11 A9 D1 D11 D6 BG3OUT #	Address 13 Address 11 Address 9 Data 1 Data 11 Data 6
D5 D6	WR# AM0	Write
D7 D8 D9 D10 D11 D12 E1 E2 E3 E4 E5	AM2 A18 A5 A3 A1 D9 D4 D14 BERR# AM5	Address 18 Address 15 Address 5 Address 3 Address 1 Data 9 Data 4 Data 14 Bus Error
E6 E7 E8 E9 E10 E11 E12	A22 A20 A17 A7 IRQ5# IRQ3# A8	Address 22 Address 20 Address 17 Address 7 Interrupt 5 Interrupt 3 Address 8

ECB (Bottom)

Pin	Name	Description
-----	------	-------------

A1 A2 A3 A4 A5 A6	D5 D2 A4 A7 BAI 2F	Data 5 Data 2 Data 4 Address 7
A7	A10 INT# VCMOS	Address 10
B1 B2 B3	# A13 RESET# D0 D4 A1 WAIT#	Address 13 Reset Data 0 Data 4 Address 1
B5 B6	A17 IEO	Address 17
B7 B8	n/c DMARDY	Not connected
B9 B10 B11		Read
B12 C1 C2 C3		Not connected Data 6 Address 0 Address 5 Address 16 Address 18
C10 C11 C12 D1 D2 D3 D4 D5 D6	A12 A9	Address 12 Address 9 Not connected Data 7 Address 2 Address 8 Address 19 Address 11

D7 D8	NMI# PF	Non Maskable Interrupt
D9	HALT#	
D10	RFSH#	
D11	MRQ#	
D12 E1 E2 E3 E4	n/c D3 A3 A6 IEI	Not connected Data 3 Address 3 Address 6
E5 E6 E7 E8 E9	D1 A14 n/c n/c DESLCT#	Data 1 Address 14 Not connected Not connected
E10 E11 E12	A15 BUSAK# n/c	Address 15 Not connected
	1/0	

SMP16 (Bottom)

Pin A1 A2 A3	Name NMI# IRQ0# D11	Description Non Maskable Interrupt Interrupt 0 Data 11
A4 A5	D9 RDYIN	Data 9
A5 A6	IOW#	
A7 A8	A15 CLK	Address 15
A9 A10 A11	A10 A7 TC/EOP#	Address 10 Address 7
A12 B1 B2 B3 B4 B5	A2 D15 D13 D3 D1 MEMW#	Address 2 Data 15 Data 13 Data 3 Data 1
B6 B7 B8	A18 A14 DACKx#	Address 18 Address 14
B9 B10	A9 IRQ3#	Address 9 Interrupt 3

B11	IOCS16#	
B12	A1	Address 1
C1 C2	D7 D5	Data 7 Data 5
C3	D10	Data 10
C4	D8	Data 8
C5	BUSEN	
C6	IOR#	
C7	A13	Address 13
C8 C9	A11 IRQ1#	Address 11 Interrupt 1
C10	A6	Address 6
C11	A4	Address 4
	IRQ4#	Interrupt 4
D1 D2	D14 D12	Data 14 Data 12
D2	D12 D2	Data 2
D4	D0	Data 0
D5	MEMR#	
D6	A17	Address 17
D7	INTA#	
D8	INT#	Addroop Q
D9 D10	A8 MECS16	Address 8
2.0	#	
D11	ALE	
D12	A0	Address 0
E1 E2	D6 D4	Data 6 Data 4
E3	MMIO#	Data 4
E4	BHEN	
E5	A19	Address 19
E6	A16	Address 16
E7 E8	A12 DRQx#	Address 12
	IRQ2#	Interrunt 2
⊑9 E10		Interrupt 2 Address 5
E11	A3	Address 3
E12	IRQ5#	Interrupt 5
Flo	opy/EIC	E (Botto

Floppy/EIDE (Bottom)

Pin	Name	Description
A1	FDSEL1	Floppy Select 1
A2	FDSEL0	Floppy Select 0

A3 A4 A5 A6 A7 A8 A9 A10 A11 B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 B12 C1 C2 C3 C4 C5	IDED11	Floppy ? Floppy Direction Floppy Step Floppy Write Data Floppy Write? Floppy Track 0 Floppy Write? Floppy HD Select Floppy DiskChange ? ? IDE ? IDE 2 IDE ? IDE Data 14 IDE Data 8 IDE Data 6 IDE Data 3 Floppy Me? Floppy Index IDE ? IDE ? IDE ? IDE Data 3 Floppy Me? Floppy Index IDE ? IDE ? IDE ?
C6 C7 C8 C9 C10 C11 C12 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11	# IDEIOR# IDEDRQS IDED1 #IDERST IDED10 IDED4 IDED2 IDELEDS# IDELEDP# IDECS1S# IDEIRQP IDEPUP IDEIOW# IDED15 IDED13 IDED7 GND GND	

D12	GND	Ground
E1	GND	Ground
E2	GND	Ground
E3	IDECS1P#	IDE ?
E4	IDEA1	IDE ?
E5	IDEDAKP	IDE ?
	#	
E6	IDEIORDY	IDE ?
E7	IDED0	IDE Data 0
E8	IDED12	IDE Data 12
E9	IDED9	IDE Data 9
E10	IDED5	IDE Data 5
E11	GND	Ground
E12	GND	Ground

SCSI (Bottom)

Pin	Nam	Description
A1	e TER M	
A2 A3	GND I/O#	Ground
A4	REQ #	
A5	ATN#	
A6 A7 A8 A9 A10 A11	D8 D9 D10 D2 D4 DP0	Data 8 Data 9 Data 10 Data 2 Data 4
A12 B1	GND TER M	Ground
B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 B12	GND GND GND GND GND GND GND GND GND GND	Ground Ground Ground Ground Ground Ground Ground Ground Ground Ground

M C2 GND Ground C3 C/D# C4 MSG # C5 ACK# C5 ACK# C6 D12 Data 12 C7 DP1 Data 12 C7 DP1 Data P1 C8 D13 Data 13 C9 D1 Data 1 C10 D5 Data 5 C11 D7 Data 7 C12 GND Ground D1 TER M D2 GND Ground D3 GND Ground
C4MSG #C5ACK#C6D12Data 12C7DP1Data P1C8D13Data 13C9D1Data 1C10D5Data 5C11D7Data 7C12GNDGroundD1TERMD2GNDGroundD1
C5 ACK# C6 D12 Data 12 C7 DP1 Data P1 C8 D13 Data 13 C9 D1 Data 1 C10 D5 Data 5 C11 D7 Data 7 C12 GND Ground D1 TER M D2 GND Ground
C5 ACK# C6 D12 Data 12 C7 DP1 Data P1 C8 D13 Data 13 C9 D1 Data 1 C10 D5 Data 5 C11 D7 Data 7 C12 GND Ground D1 TER M D2 GND Ground
C7 DP1 Data P1 C8 D13 Data 13 C9 D1 Data 1 C10 D5 Data 5 C11 D7 Data 7 C12 GND Ground D1 TER M D2 GND Ground
C8 D13 Data 13 C9 D1 Data 1 C10 D5 Data 5 C11 D7 Data 7 C12 GND Ground D1 TER M D2 GND Ground
C9 D1 Data 1 C10 D5 Data 5 C11 D7 Data 7 C12 GND Ground D1 TER M D2 GND Ground
C10 D5 Data 5 C11 D7 Data 7 C12 GND Ground D1 TER M D2 GND Ground
C11 D7 Data 7 C12 GND Ground D1 TER M D2 GND Ground
C12 GND Ground D1 TER M D2 GND Ground
M D2 GND Ground
D2 GND Ground
D3 GND Ground
D4 GND Ground
D5 GND Ground D6 GND Ground
D7 GND Ground
D8 GND Ground
D9 GND Ground
D10 GND Ground
D11 GND Ground
D12 GND Ground
E1 TER
M E2 GND Ground
E2 GND Ground E3 SEL#
E4 RST#
E5 BSY#
E6 D14 Data 14
E7 D15 Data 15 E8 D11 Data 11
E8 D11 Data 11 E9 D0 Data 0
E10 D3 Data 3
E11 D6 Data 6
E12 GND Ground
Contributor: <u>Joakim Ögren</u>

Sources: IndustrialPCI page at Standard Industrial PC Systems's (SIPS) homepage

Please send any comments to Joakim Ögren.

This is the URL for the WWW page: http://www.sips.com/ipci.htm Open this address in your WWW browser. This is the URL for the WWW page:

http://www.sips.com

Open this address in your WWW browser.

SmallPCI Connector

UPDATED
UPDATED
UPDATED

SmallPCI (SPCI)

PCI=Peripheral Component Interconnect. SmallPCI is a a version of PCI adapted for small computers and PDAs.

(At the device) UNKNOWN CONNECTOR at the motherboard. UNKNOWN CONNECTOR at the device. I don't have any technical information about SmallPCI at the moment. If you have any information of value please send it to me. The specifications can be obtained from: *PCI Special Interrest Group* 2575 NE Kathryn St. #17 Hillsboro, OR 97124 Phone: 1-800-433-5177 Fax: 1-503-693-8344 Contributor: Joakim Ögren

Source: ?

Info: SmallPCI overview at PCI Speacial Interrest Group's homepage

This is the URL for the WWW page: http://www.pcisig.com/current/smallpci.html Open this address in your WWW browser. This is the URL for the WWW page:

http://www.pcisig.com

Open this address in your WWW browser.

Miniature Card Connector



Miniature Card

Developed by Intel.

Miniature Card is a memory-only expansion card.

(At the device)

UNKNOWN CONNECTOR at the device. UNKNOWN CONNECTOR at the card.

	UNKNOWN CONNECTOR at the card.					
Pin	Name	Description	Dir			
1	A18	Address Bus	UPDATED			
2	A16	Address Bus	UPDATED			
3	A14	Address Bus	UPDATED			
4	Vccr	Voltage Refresh	UPDATED			
5	CEH#	Card Enable High Byte	UPDATED			
6	A11	Address Bus	UPDATED			
7	A9	Address Bus	UPDATED			
8	A8	Address Bus	UPDATED			
9	A6	Address Bus	UPDATED			
10	A5	Address Bus	UPDATED			
11	A3	Address Bus	UPDATED			
12	A2	Address Bus	UPDATED			
13	A0	Address Bus	UPDATED			
14	RAS#	Row Address Strobe	UPDATED			
15	A24	Address Bus	UPDATED			
16	A23	Address Bus	UPDATED			
17	A22	Address Bus	UPDATED			
18	OE#	Output Enable	UPDATED			
19	D15	Data Bus	UPDATED			
20	D13	Data Bus	UPDATED			
21	D12	Data Bus	UPDATED			
22	D10	Data Bus	UPDATED			
23	D9	Data Bus	UPDATED			
24	D0	Data Bus	UPDATED			
25	D2	Data Bus	UPDATED			
26	D4	Data Bus	UPDATED			
27	RFU	Reserved for future use				
28	D7	Data Bus	UPDATED			
29	SDA	Serial Data and Address	UPDATED			
30	SCL	Serial Clock	UPDATED			
31	A19	Address Bus	UPDATED			
32	A17	Address Bus	UPDATED			

33 34 35	A15 A13 A12	Address Bus Address Bus Address Bus	UPDATED UPDATED UPDATED UPDATED			
36 37 38 39 40 41 42 43 44 45 46 47 48 49	RESET # A10 VS1# A7 BS8# A4 CEL# A1 CASL# CASL# CD# A21 BUSY# WE#	Address Bus Voltage Sense 1 Address Bus Bus Size 8 Address Bus Card Enable Low Byte Address Bus	UPDATED UPDATED UPDATED UPDATED UPDATED UPDATED UPDATED UPDATED UPDATED UPDATED UPDATED UPDATED UPDATED UPDATED			
50 51	D14 RFU	Data Bus Reserved for future use				
52 53 54 55 56 57 58 59	D11 VS2# D8 D1 D3 D5 D6 RFU	Data Bus Voltage Sense 2 Data Bus Data Bus Data Bus Data Bus Data Bus Reserved for future use	UPDATED UPDATED UPDATED UPDATED UPDATED UPDATED UPDATED			
60 The f	A20 following f	Address Bus three is separate:	UPDATED			
Nam	Name Description Dir GND Ground					
CINS	CINS# Card Insertion UPDATED					

Note: Direction is card relative device.

Contributor: Joakim Ögren

Source: <u>Minicature Card v1.1 spec</u> at <u>Miniature Card Implementers Forum's homepage</u> Please send any comments to <u>Joakim Ögren</u>. This is the URL for the WWW page:

http://www.mcif.org/spec.html

Open this address in your WWW browser.



Miniature Card (Technical)

This section is currently based soly on the Miniature Card specification v1.1.

Signal Descriptions:

A0-A24

Address A0 to A24 are the address bus lines that can address up to 32 Mwords (64 MBytes). The Miniature Card specification does not require the Miniature Card to decode the upper address lines. A 2 Mbyte Miniature Card that does not decode the upper address lines would repeat its address space every 2 Mbytes. Address 0h would access the same physical location as 200000h, 400000h, 600000h, etc.

D0-D15

Data lines D0 through D15 constitute the data bus. The data bus is composed of two bytes, the low byte D[7:0] and the high byte D[15:8].

OE#

OE# indicates that the current bus cycle is a read cycle.

WE#

WE# indicates that the current bus cycle is a write cycle.

VS1#

Voltage Sense 1 signal. The card grounds this signal to indicate it can operate at 3.3 Volts. This signal must either be connected to card GND or left open.

VS2#

Voltage Sense 2 signal. The card grounds this signal to indicate it can operate at x.x Volts (the value to be determined at a later date). This signal must either be connected to card GND or left open.

CEL#

CEL# enables the low byte of the data bus (D[7:0]) on the card. This signal is not used in DRAM cards.

CEH#

CEH# enables the high byte of the data bus (D[15:8]) on the card. This signal is not used in DRAM cards.

RAS#

RAS# strobes in the row address for DRAM cards.

CASL#

CASL# strobes in the low byte column address for DRAM cards.

CASH#

CASH# strobes in the high byte column address for DRAM cards.

RESET#

RESET# controls card initialization. When RESET# transitions from a low state to a high state, the Miniature Card must reset to a predetermined state.

BUSY#

BUSY# is a signal generated by the card to indicate the status of operations within the Miniature Card. When BUSY# is high, the Miniature Card is ready to accept the next command from the host. When BUSY# is low, the Miniature Card is busy and unable to accept some data operations from the host. For example, in Flash Miniature Cards the BUSY# signal is tied to the components RY/BY# signal. However, ROM Miniature Cards would always drive BUSY# high since the host will always be able to read from a ROM Miniature Card.

Vccr

Vccr provides a low current (refresh) voltage supply. Vccr is a feature used by DRAM Miniature Cards to "self-refresh" during "sleep" mode.

SDA

I2C: Serial Data/Address.

SCL

I2C: Serial Clock are used to read the attribute information structure (AIS) from the serial EEPROM in a DRAM card.

CD#

CD# is a grounded interface signal. After a Miniature Card has been inserted, CD# will be forced low. The card detect signal is located in the center of the second row of interface signals, and should be one of the last interface signals to connect to the host. Do not confuse CD# with CINS#. CINS# is an early card detect that is one of the first signals to connect to the host.

BS8#

BS8# is a signal driven by the host to indicate if the data bus is x8 or x16. An 8-bit host must drive BS8# low and tie the high byte data bus D[15:8] to the low byte data bus D[7:0]. A 16-bit host must drive this signal high.

GND

Ground

Vcc

Vcc is used to supply power to the card.

CINS#

CINS# is a grounded signal on the front of the Miniature Card that can be used for early detection of a card insertion. CINS# makes contact on the host when the front of the card is inserted into the socket, before the interface signals connect.

Contributor: Joakim Ögren

Source: <u>Minicature Card v1.1 spec</u> at <u>Miniature Card Implementers Forum's homepage</u> Please send any comments to <u>Joakim Ögren</u>.

NuBus Connector

UPDATED
UPDATED
UPDATED

NuBus

Availble on old Apple Macintosh computers. Standard: IEEE 1196, "Nubus-A simple 32-bit backplane bus"

UNKNOWN CONNECTOR at the card. UNKNOWN CONNECTOR at the computer.

Row A

Pin	Name	
1	-12 V	-12 VDC
2	-	
3	/SPV	
4	/SP	
5	/TM1	
6	/AD1	Address/Data 1
7	/AD3	Address/Data 3
8	/AD5	Address/Data 5
9	/AD7	Address/Data 7
10	/AD9	Address/Data 9
11	/AD11	Address/Data 11
12	/AD13	Address/Data 13
13	/AD15	Address/Data 15
14	/AD17	Address/Data 17
15	/AD19	Address/Data 19
16	/AD21	Address/Data 21
17	/AD23	Address/Data 23
18	/AD25	Address/Data 25
19	/AD27	Address/Data 27
20	/AD29	Address/Data 29
21	/AD31	Address/Data 31
22	GND	Ground
23	GND	Ground
24	/	
	ARB1	
25	/	
	ARB3	
26	/ID1	
27	/ID3	

28 /ACK 29 +5 V +5 VDC 30 / RQST 31 / NMR Q 32 +12 V +12 VDC

Row B

Pin	Nam e	Description
1	-12 V	-12 VDC
2	GND	Ground
3	GND	Ground
4	+5 V	+5 VDC
5	+5 V	+5 VDC
2 3 4 5 6	+5 V	+5 VDC
7	+5 V	+5 VDC
8	*	Reserved ?
9	*	Reserved ?
10	*	Reserved ?
11	*	Reserved ?
12	GND	Ground
13	GND	Ground
14	GND	Ground
15	GND	Ground
16	GND	Ground
17	GND	Ground
18	GND	Ground
19	GND	Ground
20	GND	Ground
21	GND	Ground
22	GND	Ground
23	GND	Ground
24	**	Reserved ?
25	**	Reserved ?
26	**	Reserved ?
27	**	Reserved ?
28	+5 V	+5 VDC
29	+5 V	+5 VDC
30	GND	Ground
31	GND	Ground
32	+12 V	

Row C

Pin 1	Name /	Description Reset
I	, RESE T	Neset
2	-	
3	+5 V	+5 VDC
4	+5 V	+5 VDC
5	/TM0	
6	/AD0	Address/Data 0
7	/AD2	Address/Data 2
8	/AD4	Address/Data 4
9	/AD6	Address/Data 6
10	/AD8	Address/Data 8
11 12	/AD10 /AD12	Address/Data 10 Address/Data 12
12	/AD12 /AD14	Address/Data 12 Address/Data 14
14	/AD16	Address/Data 16
15	/AD18	Address/Data 18
16	/AD20	Address/Data 20
17	/AD22	Address/Data 22
18	/AD24	Address/Data 24
19	/AD26	Address/Data 26
20 21	/AD28 /AD30	Address/Data 28 Address/Data 30
22	GND	Ground
23	/PFW	Crodina
24	/ARB0	
25	/ARB2	
26	/ID0	
27	/ID2	
28	/	
	START	
29		+5 VDC
30	+5 V	+5 VDC
31 32	GND /CLK	Ground Clock
		CIUCK kim Öaren, Karsten Wen

Contributor: Joakim Ögren, Karsten Wenke, Michael Van den Acker

Source: ?

This the e-mail address: Karsten.Wenke@t-online.de Choose this address in your e-mail reader. This the e-mail address:

rdsmv@huntsman.cse.rmit.edu.au

Choose this address in your e-mail reader.

NuBus 90 Connector



NuBus 90

Availble on old Apple Macintosh computers.

(At the card)

UPDRTED (At the computer) UNKNOWN CONNECTOR at the card. UNKNOWN CONNECTOR at the computer.

Row A

Pin	Name	Description
1	-12 V	-12 VDC
2	SB0	
3	/SPV	
4	/SP	
5	/TM1	
6	/AD1	Address/Data 1
7	/AD3	Address/Data 3
8	/AD5	Address/Data 5
9	/AD7	Address/Data 7
10	/AD9	Address/Data 9
11	/AD11	Address/Data 11
12	/AD13	Address/Data 13
13	/AD15	Address/Data 15
14	/AD17	Address/Data 17
15	/AD19	Address/Data 19
16	/AD21	Address/Data 21
17	/AD23	Address/Data 23
18	/AD25	Address/Data 25
19	/AD27	Address/Data 27
20	/AD29	Address/Data 29
21	/AD31	Address/Data 31
22	GND	Ground
23	GND	Ground
24	/	
	ARB1	
25	/	
	ARB3	
26	/ID1	
27	/ID3	

28	/ACK	
29	+5 V	+5 VDC
30	/	
	RQST	
31	/	
	NMR	
	Q	
32	+12 V	+12 VDC

Row B

Pin 1 2 3 4 5 6 7	Name -12 V GND GND +5 V +5 V +5 V +5 V	Description -12 VDC Ground Ground +5 VDC +5 VDC +5 VDC +5 VDC +5 VDC
8 9	/TM2 /CM0	
9 10	/CM1	
11	/CM2	
12 13 14 15 16 17 18 19 20 21 22 23 24	GND GND GND GND GND GND GND GND GND GND	Ground Ground Ground Ground Ground Ground Ground Ground Ground Ground
25	STDBYPW R	
26	/CLK2XEN	
27	/CBUSY	
28 29 30 31 32	+5 V +5 V GND GND +12 V	+5 VDC +5 VDC Ground Ground +12 VDC

Row C

Pin	Name	Description	
1	/	Reset	
	RESE		
	Т		
2	SB1		
3	+5 V	+5 VDC	
4	+5 V	+5 VDC	
5	/TM0		
6	/AD0	Address/Data 0	
7	/AD2	Address/Data 2	
8	/AD4	Address/Data 4	
9	/AD6	Address/Data 6	
10	/AD8	Address/Data 8	
11	/AD10	Address/Data 10	
12	/AD12	Address/Data 12	
13	/AD14	Address/Data 14	
14	/AD16	Address/Data 16	
15	/AD18	Address/Data 18	
16 17	/AD20 /AD22	Address/Data 20 Address/Data 22	
18	/AD22 /AD24	Address/Data 22 Address/Data 24	
19	/AD24 /AD26	Address/Data 24 Address/Data 26	
20	/AD28	Address/Data 28	
21	/AD30	Address/Data 30	
22	GND	Ground	
23	/PFW		
24	/ARB0		
25	/ARB2		
26	/ID0		
27	/ID2		
28	/		
	START		
29		+5 VDC	
30		+5 VDC	
31		Ground	
32	/CLK	Clock	
Contributor: <u>Joakim Ögren</u> , <u>Karsten Wenke</u>			

Source: ?

Zorro II Connector



Zorro II

(At the A2000)

86 PIN EDGE CONNECTOR at the A2000.

None: All of my X's suddenly disappeared. I have now put them back again. I hope the table is correct. Please contact me if not. I don't remember where I found this information.

Pin	A500	A1000	A2000	A2000B	Name	Description
1	Х	Х	Х	Х	GND	Ground
2	Х	Х	Х	Х	GND	Ground
3	Х	Х	Х	Х	GND	Ground
4	Х	Х	Х	Х	GND	Ground
5	Х	Х	Х	Х	+5V	+5 Volts DC
6	Х	Х	Х	Х	+5V	+5 Volts DC
7	Х	Х	Х	Х	n/c	
8	Х	Х	Х	Х	-5V	-5 Volts DC
9	Х	Х			n/c	
			Х	Х	28CLOCK	28MHz Clock
10	Х	Х	Х	Х	+12V	+12 Volts DC
11	Х	Х			n/c	
			Х	Х	/COPCFG	Configuration Out
12	Х	Х	Х	Х	CONFIG IN, Grounded	
13	Х	Х	Х	Х	GND	Ground
14	Х	Х	Х	Х	/C3	C3 Clock
15	Х	Х	Х	Х	CDAC	Clock
16	Х	Х	Х	Х	/C1	C1 Clock
17	Х	Х	Х	Х	/OVR	
18	Х	Х	Х	Х	RDY	Ready
19	Х	Х	Х	Х	/INT2	Interrupt 2
20	Х	Х			/PALOPE	·
			Х		n/c	
				Х	/BOSS	
21	Х	Х	Х	Х	A5	Address 5
22	Х	Х	Х	Х	/INT6	Interrupt 6
23	Х	Х	Х	Х	A6	Address 6
24	Х	Х	Х	Х	A4	Address 4
25	Х	Х	Х	Х	GND	Ground
26	Х	Х	Х	Х	A3	Address 3
27	Х	Х	Х	Х	A2	Address 2
28	Х	Х	Х	Х	A7	Address 7

00	V	v	v	V	A 4	
29	X	X	X	X	A1	Address 1
30	Х	Х	Х	Х	A8	Address 8
31	Х	Х	Х	Х	FC0	Processor status 0
32	Х	Х	Х	Х	A9	Address 9
33	Х	Х	Х	Х	FC1	Processor status 1
34	Х	Х	Х	Х	A10	Address 10
35	Х	Х	Х	Х	FC2	Processor status 2
36	Х	Х	Х	Х	A11	Address 11
37	Х	Х	Х	Х	GND	Ground
38	Х	Х	Х	Х	A12	Address 12
39	Х	Х	Х	Х	A13	Address 13
40	X	Х	X	X	/IPL0	
						Address 14
41	X	Х	X	X	A14	Address 14
42	Х	Х	Х	Х	/IPL1	
43	Х	Х	Х	Х	A15	Address 15
44	Х	Х	Х	Х	/IPL2	
45	Х	Х	Х	Х	A16	Address 16
46	Х	Х	Х	Х	/BEER	Bus Error
47	X	X	X	X	A17	Address
48	X	X	X	X	/VPA	
						Crowned
49	X	Х	X	X	GND	Ground
50	X	Х	X	X	ECLK	E Clock
51	Х	Х	Х	Х	/VMA	
52	Х	Х	Х	Х	A18	Address 18
53	Х	Х	Х	Х	RST	Reset
54	Х	Х	Х	Х	A19	Address 19
55	Х	Х	Х	Х	/HLT	Halt
56	Х	Х	Х	Х	A20	Address 20
57	Х	Х	Х	Х	A22	Address 22
58	Х	Х	Х	Х	A21	Address 21
59	Х	Х	Х	Х	A23	Address 23
60	X	X			/BR	
			х	Х	/CBR	
						. .
61	Х	Х	Х	Х	GND	Ground
62	Х	Х	Х	Х	/BGACK	
63	Х	Х	Х	Х	D15	Data 15
64	Х	Х			/BG	
			Х	Х	/CBG	
6E	v	v			D14	Data 14
65 62	X	X	X	X		Data 14
66	Х	Х	Х	Х	/DTACK	
67	Х	Х	Х	Х	D13	Data 13
68	Х	Х	Х	Х	R/W	Read/Write
69	Х	Х	Х	Х	D12	Data 12

70	Х	Х	Х	Х	/LDS	
71	Х	Х	Х	Х	D11	Data 11
72	Х	Х	Х	Х	/UDS	
73	Х	Х	Х	Х	GND	Ground
74	Х	Х	Х	Х	/AS	
75	Х	Х	Х	Х	D0	Data 0
76	Х	Х	Х	Х	D10	Data 10
77	Х	Х	Х	Х	D1	Data 1
78	Х	Х	Х	Х	D9	Data 9
79	Х	Х	Х	Х	D2	Data 2
80	Х	Х	Х	Х	D8	Data 8
81	Х	Х	Х	Х	D3	Data 3
82	Х	Х	Х	Х	D7	Data 7
83	Х	Х	Х	Х	D4	Data 4
84	Х	Х	Х	Х	D6	Data 6
85	Х	Х	Х	Х	GND	Ground
86	Х	Х	Х	Х	D5	Data 5

Contributor: <u>Joakim Ögren</u>

Source: ?

Zorro II/III Connector



Zorro II/III

VIDENTIAL (At the computer) 100 PIN EDGE CONNECTOR at the computer.				
Pin	Physical	Zorro II	Zorro III	Zorro III
	Name	Name	Address Phase	Data Phase
1	Ground	Ground	Ground	Ground
2	Ground	Ground	Ground	Ground
3	Ground	Ground	Ground	Ground
4	Ground	Ground	Ground	Ground
5	+5VDC	+5VDC	+5VDC	+5VDC
6	+5VDC	+5VDC	+5VDC	+5VDC
7	/OWN	/OWN	/OWN	/OWN
8	-5VDC	-5VDC	-5VDC	-5VDC
9	/SLAVEn	/SLAVEn	/SLAVEn	/SLAVEn
10	+12VDC	+12VDC	+12VDC	+12VDC
11	/ CFGOUT	/CFGOUTn	/CFGOUTn	/CFGOUTn
	n			
12	/CFGINn	/CFGINn	/CFGINn	/CFGINn
13	Ground	Ground	Ground	Ground
14	/C3	/C3 Clock	/C3 Clock	/C3 Clock
15	CDAC	CDAC Clock		CDAC Clock
16	/C1	/C1 Clock	/C1 Clock	/C1 Clock
17	/CINH	/OVR	/CINH	/CINH
18	/MTCR	XRDY	/MTCR	/MTCR
19	/INT2	/INT2	/INT2	/INT2
20	-12VDC	-12VDC	-12VDC	-12VDC
21	A5	A5	A5	A5
22	/INT6	/INT6	/INT6	/INT6
23	A6	A6	A6	A6
24	A4 One une d	A4	A4	A4
25	Ground	Ground	Ground	Ground
26 27	A3	A3	A3	A3
27 28	A2 A7	A2 A7	A2 A7	A2 A7
20 29	/LOCK	A7 A1	/LOCK	/LOCK
30	AD8	A8	A8	D0
31	FC0	FC0	FC0	FC0
32	AD9	A9	A9	D1
33	FC1	FC1	FC1	FC1
34	AD10	A10	A10	D2

Ground AD12 AD13 Reserved AD14 Reserved AD15 Reserved AD16 /BERR AD17 /MTACK Ground E Clock /DS0 AD18 /RESET AD19 /HLT AD20 AD22 AD21 AD23 /BRn Ground /BGACK AD23 /BRn Ground /BGACK AD31 /BGn AD30 /DTACK AD29 READ AD28 /DS2 AD27 /DS3 Ground	Ground A12 A13 (/EINT7) A14 (/EINT5) A15 (/EINT4) A16 /BERR A17 (/VPA) Ground E Clock (/VMA) A18 /RST A19 /HLT A20 A22 A21 A23 /BRn Ground /BGACK D15 /BGN D14 /DTACK D15 /BGN D14 /DTACK D13 READ D12 /LDS D11 /UDS Ground	Ground A12 A13 Reserved A14 Reserved A15 Reserved A16 /BERR A17 /MTACK Ground E Clock /DS0 A18 /RESET A19 /HLT A20 A22 A21 A23 /BRn Ground /BGACK A31 /BGN A30 /DTACK A31 /BGN A30 /DTACK A29 READ A28 /DS2 A27 /DS3 Ground	Ground D4 D5 Reserved D6 Reserved D7 Reserved D8 /BERR D9 /MTACK Ground E Clock /DS0 D10 /RESET D11 /HLT D12 D14 D13 D15 /BRn Ground /BGACK D31 /BGN D30 /DTACK D29 READ D28 /DS2 D27 /DS3 Ground
AD28	D12	A28	D28
/DS2	/LDS	/DS2	/DS2
AD27	D11	A27	D27
Ground	Ground	Ground	
/CCS	/AS	/CCS	
SD0	D0	Reserved	
AD26	D10	A26	
SD1	D1	Reserved	
AD25	D9	A25	
SD2	D2	Reserved	
	AD12 AD13 Reserved AD14 Reserved AD15 Reserved AD16 /BERR AD17 /MTACK Ground E Clock /DS0 AD18 /RESET AD19 /HLT AD20 AD22 AD21 AD23 /BRn Ground /BGACK AD23 /BRn Ground /BGACK AD31 /BGn AD23 /BRn Ground /BGACK AD31 /BGN AD23 /DTACK AD29 READ AD28 /DS2 AD27 /DS3 Ground /CCS SD0 AD26 SD1 AD25	AD12 A12 AD13 A13 Reserved (/EINT7) AD14 A14 Reserved (/EINT5) AD15 A15 Reserved (/EINT4) AD16 A16 /BERR /BERR AD17 A17 /MTACK (/VPA) Ground Ground E Clock E Clock /DS0 (/VMA) AD18 A18 /RESET /RST AD19 A19 /HLT /HLT AD20 A20 AD21 A21 AD20 A20 AD21 A21 AD23 A23 /BRn /BRn Ground Ground /BGACK /BGACK AD30 D14 /DTACK /DTACK AD23 A23 /BGn BGn AD30 D14 /DTACK /DTACK AD23 LDS AD23 JUS <td>AD12 A12 A12 AD13 A13 A13 Reserved (/EINT7) Reserved AD14 A14 A14 Reserved (/EINT5) Reserved AD15 A15 A15 Reserved (/EINT4) Reserved AD16 A16 A16 /BERR /BERR /BERR AD17 A17 A17 /MTACK (/VPA) /MTACK Ground Ground Ground E Clock E Clock E Clock /DS0 (/VMA) /DS0 AD18 A18 A18 /RESET /RST /RESET AD19 A19 A19 /HLT /HLT /HLT AD20 A20 A20 AD21 A21 A21 AD23 A23 A23 /BRn /BRn /BRn Ground Ground Ground /BGACK /BGACK /BGACK AD30 D14 A30 <</td>	AD12 A12 A12 AD13 A13 A13 Reserved (/EINT7) Reserved AD14 A14 A14 Reserved (/EINT5) Reserved AD15 A15 A15 Reserved (/EINT4) Reserved AD16 A16 A16 /BERR /BERR /BERR AD17 A17 A17 /MTACK (/VPA) /MTACK Ground Ground Ground E Clock E Clock E Clock /DS0 (/VMA) /DS0 AD18 A18 A18 /RESET /RST /RESET AD19 A19 A19 /HLT /HLT /HLT AD20 A20 A20 AD21 A21 A21 AD23 A23 A23 /BRn /BRn /BRn Ground Ground Ground /BGACK /BGACK /BGACK AD30 D14 A30 <

81	SD3	D3	Reserved	D19
82	SD7	D7	Reserved	D23
83	SD4	D4	Reserved	D20
84	SD6	D6	Reserved	D22
85	Ground	Ground	Ground	Ground
86	SD5	D5	Reserved	D21
87	Ground	Ground	Ground	Ground
88	Ground	Ground	Ground	Ground
89	Ground	Ground	Ground	Ground
90	Ground	Ground	Ground	Ground
91	SenseZ3	Ground	SenseZ3	SenseZ3
92	7M	E7M	7M	7M
93	DOE	DOE	DOE	DOE
94	/IORST	/BUSRST	/IORST	/IORST
95	/BCLR	/GBG	/BCLR	/BCLR
96	Reserved	(/EINT1)	Reserved	Reserved
97	/FCS	No Connect	/FCS	/FCS
98	/DS1	No Connect	/DS1	/DS1
99	Ground	Ground	Ground	Ground
100	Ground	Ground	Ground	Ground
Contributor: Joakim Ögran				

Contributor: <u>Joakim Ögren</u>

Source: Amiga 4000 User's Guide from Commodore



Amiga 1200 CPU-port

UNKNOWN CONNECTOR at the computer.

Pin	Name	Description
1	n/c	Reserved
2	n/c	Reserved
3	n/c	Reserved
4	n/c	Reserved
5	n/c	Reserved
6	n/c	Reserved
7	n/c	Reserved
8	n/c	Reserved
9	GND	Ground
10	+5V	+5 Volts DC
11	A23	Address 23
12	A22	Address 22
13	A21	Address 21
14	A20	Address 20
15	A19	Address 19
16	A18	Address 18
17	A17	Address 17
18	A16	Address 16
19	GND	Ground
20	+5V	+5 Volts DC
21	A15	Address 15
22	A14	Address 14
23	A13	Address 13
24	A12	Address 12
25	A11	Address 11
26	A10	Address 10
27	A9	Address 9
28	A8	Address 8
29	GND	Ground
30	+5V	+5 Volts DC
31	A7	Address 7
32	A6	Address 6
33	A5	Address 5
34	A4	Address 4
35	A3	Address 3
36	A2	Address 2
37	A1	Address 1

84 85 86 87 88 89 90	n/c /RST /HLT n/c N/c SIZE1 SIZE0	Reserved Reset Halt Reserved Reserved
91 92 93 94 95 96 97 98 99	/AS /DS R/W /BERR n/c /AVEC /DSACK1 /DSACK2 CPUCKLA	Address Strobe Data Strobe Read/Write Bus Error Reserved
100 101 102 103 104 105 106	ECLOCK GND +5V FC2 FC1	EClock pulse Ground +5 Volts DC Processor Status 2 Processor Status 1 Processor Status 0
107 108 109 110 111 112 113 114	n/c n/c n/c /BR /BG n/c /BOSS	Reserved Reserved Reserved Slot specific Bus Arbitration Slot specific Bus Arbitration Reserved
115 116 117	/FPUCS /FPUSENSE CCKA	FPU Chip select FPU Sense
118 119 120 121 122	/RESET GND +5V /NETCS /SPARECS	Reset Ground +5 Volts DC
123 124 125 126	/RTCCS /FLASH /REG /CCENA	Realtime Clock Chip select

127	/WAIT		
128 129 130	/KBRESET /IORD /IOWR	Keyboard reset IO Read IO Write	
131 132	/OE /WE	Output enable	
133 134 135	/OVR XRDY /ZORRO	/DTACK Override External Ready	
136	/WIDE		
137	/INT2	Interrupt level 2	
138	/INT6	Interrupt level 6	
139	-	Ground	
140	+5V	+5 Volts DC	
141		System1 Ground	
142		System0 Ground	
143	/xRxD		
144	/xTxD		
145	/CONFIG OUT		
146	AGND	Audio Ground	
147	ALEFT	Audio Left	
148	ARIGHT	Audio Right	
149	+12V	+12 Volts DC	
150	-12V	-12 Volts DC	
Contributor: Joskim Öaren			

Contributor: Joakim Ögren

Source: ?

Amiga 1000 Ramex Connector

UPDATED
UPDATED
UPDATED

Amiga 1000 Ramex

60 PIN EDGE CONNECTOR (.156") at the computer.

Pin	Name	Description
1	GND	Ground
2	D15	Data 15
3 4	+5V	+5 Volts DC
4 5	D12	Data 12
5 6	GND D11	Ground Data 11
7	+5V	+5 Volts DC
8	D8	Data 8
9	GND	Ground
10	D7	Data 7
11	+5V	+5 Volts DC
12	D4	Data 4
13	GND	Ground
14	D3	Data 3
15	+5V	+5 Volts DC
16 17	D0 GND	Data 0 Ground
18	DRA4	Ground
19	DRA5	
20	DRA6	
21	DRA7	
22	GND	Ground
23	/RAS	
24	GND	Ground
25	GND	Ground
26	/ CASU	
	0	
27	GND	Ground
28	/	Cround
_•	CASL0	
29	+5V	+5 Volts DC
30	+5V	+5 Volts DC
A	GND	Ground
В	D14	Data 14

CDEFHJKLMNPRSTUV W X Y Z A BCC	+5V D13 GND D10 +5V D9 GND D6 +5V D5 GND D2 +5V D1 GND DRA3 DRA2 DRA1 DRA0 GND /RRW GND GND	+5 Volts DC Data 13 Ground Data 10 +5 Volts DC Data 9 Ground Data 6 +5 Volts DC Data 5 Ground Data 2 +5 Volts DC Data 1 Ground Ground
DD	/ CASU 1	
EE FF	GND /	Ground
HH JJ Contri	CASL1 +5V +5V butor: <u>Joa</u>	+5 Volts DC +5 Volts DC <u>kim Ögren</u>

Source: ?



Video Expansion (Amiga)

(At the computer) 36+54 PIN EDGE CONNECTOR at the computer. Pin Name Dir Description Red Bit 0 1 **RGB16** UPDATED Red Bit 1 2 RGB17 UPDATED Audio Line Out Left 3 LINELF **UPDATED** Audio Line Out Right 4 LINERT Pixel-Synchronous Clock 5 C28D 6 +5 Volts DC (1 A) +5V **UPDATED** Analog Red 7 ARED 8 +5V +5 Volts DC (1 A) 9 **Digital Ground** GND 10 +12V +12 Volts DC (40 mA) UPDATED 11 AGREEN Analog Green 12 **Digital Ground** GND _ 13 GND **Digital Ground** UPDATED Composite Sync /CSYNC 14 Analog Blue 15 ABLUE UPDATED Genlock Clock Enable 16 /XCLKEN 17 GND **Digital Ground** Burst Gate 18 BURST UPDATED 3.55/3.58 MHz Clock 19 /C4 20 GND **Digital Ground** 21 GND **Digital Ground** UPDATED Horizontal Sync (47 Ohm) 22 /HSYNC UPDATED Blue Bit 4 23 RGB4 24 GND Digital Ground UPDATED Blue Bit 7 25 RGB7 Vertical Sync (47 Ohm) 26 /VSYNC UPDATED Green Bit 7 27 RGB15 Video Blank 28 BLANK PPDATED Red 7 29 RGB23 Genlock Overlay (47 Ohm) 30 1 PIXELSW 31 -5V -5 Volts DC 32 GND **Digital Ground** Genlock Clock 33 /XCLK UPDATED C1 Clock 34 /C1 35 +5V +5 Volts DC (1 A) Printer Port Handshake 36 PSTROB

Е

1GND-Digital Ground2RGB20UPDATEDRed Bit 43RGB21UPDATEDRed Bit 54RGB22UPDATEDRed Bit 65GND-Digital Ground6RGB12UPDATEDGreen Bit 47RGB13UPDATEDGreen Bit 58RGB14UPDATEDGreen Bit 69GND-Digital Ground10RGB5UPDATEDBlue Bit 511RGB6UPDATEDBlue Bit 612GND-Ground13SOGUPDATEDSync-On-Green Indicator14TBASEUPDATEDSof60 Hz Software Clock Ti15CDACUPDATEDPrinter Port Paper Out17/C3UPDATEDPrinter Port Paper Out17/C3UPDATEDPrinter Port Busy19/LPENUPDATEDPrinter Port Acknowledge H20/PACKUPDATEDPrinter Port Select22GND-Digital Ground23PPD0UPDATEDPrinter Port Data Bit 024PPD1UPDATEDPrinter Port Data Bit 1	
28 PPD5 Printer Port Data Bit 5 29 PPD6 Printer Port Data Bit 6	
30 PPD7 ^{UPDATED} Printer Port Data Bit 7 31 /LED ^{UPDATED} LED (Audio filter bypass) Se	etting
32 GND - Digital Ground 33 RAWLF UPDATED Raw (Unfiltered) Audio Left	
34 AGND - Audio Ground 35 RAWRT ^{UPDATED} Raw (Unfiltered) Audio Righ	nt
36AGND-Audio Ground37n/c-Reserved for future expans	ion
38 n/c - Reserved for future expans	
39 GND - Digital Ground	
40 GND - Digital Ground	ion
41n/c-Reserved for future expans42n/c-Reserved for future expans	
43 GND - Digital Ground	
44 GND - Digital Ground	

45	RGB18	UPDATED Red Bit 2
46	RGB19	UPDATED Red Bit 3
47	RGB8	UPDATED Green Bit 0
48	RGB9	UPDATED Green Bit 1
49	RGB10	UPDATED Green Bit 2
50	RGB11	UPDATED Green Bit 3
51	RGB0	UPDATED Blue Bit 0
52	RGB1	PROFILE BILLE BIT 1
53	RGB2	PROFILE BILLE BIT 2
54	RGB3	UPDATED Blue Bit 3

Note: Direction is Motherboard relative Card. Note: Do not mix analog & digital grounds.

Contributor: Joakim Ögren

Source: Amiga 4000 User's Guide from Commodore

CD32 Expansion-port Connector



CD32 Expansion-port

(At the computer)

UNKNOWN 182 PIN CONNECTOR (SAME AS MCA) at the computer.

UNKNOWN 182 PIN CONNECTOR		JUNNECTUR
Pin	Name	Description
1	A31	Address 31
2	A30	Address 30
3	A29	Address 29
4	A28	Address 28
5	A27 A26	Address 27 Address 26
6 7	A20 A25	Address 20 Address 25
8	A24	Address 24
9	DGND	Data Ground
10	VCC	+5 VDC
11	A23	Address 23
12	A22	Address 22
13	A21	Address 21
14	A20	Address 20
15	A19	Address 19
16	A18	Address 18
17	A17	Address 17
18	A16	Address 16
19	DGND	Data Ground
20	VCC	+5 VDC
21	A15	Address 15
22	A14	Address 14
23	A13	Address 13
24	A12	Address 12
25	A11	Address 11
26	A10	Address 10
27	A9	Address 9
28	A8	Address 8
29	DGND	Data Ground
30	VCC	+5 VDC
31	A7	Address 7

Comment

Probably not connected since 68EC020 Probably not connected since 68EC020

32	A6	Address 6
33	A5	Address 5
34	A4	Address 4
35	A3	Address 3
36	A2	Address 2
37	A1	Address 1
38	A0	Address 0
39	DGND	Data Ground
40	VCC	+5 VDC
41	D31	Data 31
42	D30	Data 30
43	D29	Data 29
44	D28	Data 28
45	D27	Data 27
46	D26	Data 26
47	D25	Data 25
48	D24	Data 24
49	DGND	Data Ground
50	VCC	+5 VDC
51	D23	Data 23
52	D22	Data 22
53	D21	Data 21
54	D20	Data 20
55	D19	Data 19
56	D18	Data 18
57	D17	Data 17
58	D16	Data 16
59	DGND	Data Ground
60	VCC	+5 VDC
61	D15	Data 15
62	D14	Data 14
63	D13	Data 13
64	D12	Data 12
65	D11	Data 11
66	D10	Data 10
67	D9	Data 9
68	D8	Data 8

69	DGND	Data Ground	
70	VCC	+5 VDC	
71	D7	Data 7	
72	D6	Data 6	
73	D5	Data 5	
74	D4	Data 4	
75	D3	Data 3	
76	D2	Data 2	
77	D1	Data 1	
78	D0	Data 0	
79	DGND	Data Ground	
80	VCC	+5 VDC	
81	/IPL2	Interrupt Priority Level 2	
82	/IPL1	Interrupt Priority Level 1	
83	/IPL0	Interrupt Priority Level 0	
84			
85	/RST	Reset	
86	/HALT	Halt	
87	/ECS	ECS??	
88	/OCS	OCS??	
89	SIZE1	Size 1	Indicates number of bytes remaining to transfer
90 91	SIZE0 /AS	Size 0 Address Strobe	Indicates number of bytes remaining to transfer
92	/DS	Data Strobe	
93	/R/W	Read/Write	
94	/BERR	Bus Error	
95			
96	/AVEC	Autovector Reg	Autovector request during interrupt acknowledg
97	/DSACK1	Data Ack 1	Data trasnfer and size acknowledge
98	/DSACK0	Data Ack 0	Data transfer and size acknowledge
99	CPUCLK_A		
100			
101	DGND	Data Ground	
102	VCC	+5 VDC	
103	FC2	Function Codes 2	
104	FC1	Function Codes 1	
105	FC0	Function Codes 0	
106			

107 108 109			
110			
111	/CPU_BR	CPU bus request??	
112	/EXP_BG	Expansion bus granted??	
113	/CPU_BG	CPU bus granted??	
114	/EXP_BR	Expansion bus request??	
115			
116			
117	/PUNT		
118	/RESET	68020 RESET	
119	/INT2	Interrupt 2	Generate a level 2 interrupt
120 121	/INT6 /KB CLOCK	Interrupt 2 Keyboard clock	Generate a level 6 interrupt
122	/KB_OLOOK	Keyboard data	
123	/FIRE0	Fire Button 0??	
124	/FIRE1	Fire Button 1??	
125	/LED	Power On LED ??	
126	ACTIVE	Disk active LED	
127	/RXD	Serial Receive	Serial data in
128	/TXD	Serial Transmit	Serial data out
129	/DKRD		Floppy interface (Paula?)
130	/DKWD		Floppy interface (Paula?)
131	SYSTEM		
132	/DKWE		Floppy interface (Paula?)
	CONFIG_OUT		
134	_		
135	DGND	Data Ground	
136	+12V	+12V DC	
137	DGND	Data Ground	
138	+12V	+12V DC	
139	17MHZ		For FMV inteface ??
140	EXT_AUDIO		For FMV inteface ??
141	DA_DATA		For FMV inteface ??
142			For FMV inteface ??
143	DA_LRCLK		For FMV inteface ??
144	DA_BCLK		For FMV inteface ??

145	DGND	Data Ground	
146	VCC	+5 VDC	
147	DR	Digital Red	
148	DG	Digital Green	
149	DB	Digital Blue	
150	DI	Digital Intensity	
151	/ PIXELSW_EX T		
152	/PIXELSW		
153	/BLANK		
154 155	PIXELCLK DGND	Pixelclock Data Ground	For manipulating RBG data
156	VCC	+5 VDC	
157	/CSYNC	Composite sync	Not buffered.
158	CCK_B	Color clock ??	
159	/HSYNC	Horizontal sync	
160	/VSYNC	Vertical sync	
161	VGND	Video ground	
162	VGND	Video ground	
163	AR_EXT	Analog Red External	
164	AR	Analog Red	
165	AG_EXT	Analog Green External	
166	AG	Analog Green	
167	AB_EXT	Analog Blue External	
168	AB	Analog Blue	
169	VGND	Video ground	
170	VGND	Video ground	
171	/NTSC		
172	/XCLKEN	Enable External video clock	(Genlock)
173 174	XCLK /EXT VIDEO	External video clock External Video	(Genlock) Disable internal video interfaces
175	DGND	Data Ground	
176	VCC	+5 VDC	
177	AGND	Audio Ground	
178	+12V	+12V DC	
179	LEFT_EXT	Left sound External	
180	LEFT	Left sound	
181	RIGHT_EXT	Right sound External	
	—		

182 RIGHT Right sound

Contributor: Joakim Ögren

Source: <u>CD32 expansiton port info</u>, usenet posting by <u>Anders Stenkvist</u>..

This is the URL for the ftp: ftp://ftp.demon.co.uk/pub/amiga/docs/cd32-pinouts.txt Open this address in your WWW browser or FTP client. This the e-mail address: ask_me@elixir.e.kth.se

Choose this address in your e-mail reader.

CardBus Connector



CardBus

32-bit bus defined by PCMCIA.

(At the peripherals)				
	68 PIN ??? MALE at the controller.			
68 PI	N ??? FEMA	LE at the peripherals.		
Pin	Name	Description		
1	GND	Ground		
2	CAD0	Address/Data 0		
3	CAD1	Address/Data 1		
4	CAD3	Address/Data 3		
5	CAD5	Address/Data 5		
6	CAD7	Address/Data 7		
7	CCBE0#	Command/Byte Enable 0		
8	CAD9	Address/Data 9		
9	CAD11	Address/Data 11		
10	CAD12	Address/Data 12		
11	CAD14	Address/Data 14		
12	CCBE1#	Command/Byte Enable 1		
13	CPAR	Parity		
14	CPERR#	Parity error		
15	CGNT#	Grant		
16	CINT#	Interrupt		
17	Vcc	Vcc		
18	Vpp1	Vpp1		
19	CCLK	CCLK		
20	CIRDY#	Initiator Ready		
21	CCBE2#	Command/Byte Enable 2		
22	CAD18	Address/Data 18		
23	CAD20	Address/Data 20		
24	CAD21	Address/Data 21		
25	CAD22	Address/Data 22		
26	CAD23	Address/Data 23		
27	CAD24	Address/Data 24		
28	CAD25	Address/Data 25		
29 20	CAD26	Address/Data 26		
30 21	CAD27	Address/Data 27		
31	CAD29	Address/Data 29		
32	RSRVD	Reserved		
33	CULKKUN	CCLKRUN#		

34 35 36 37 38 39 40 41 42 43	# GND GND CCD1# CAD2 CAD4 CAD6 RSRVD CAD6 RSRVD CAD8 CAD10 CVS1	Ground Ground Card Detect 1 Address/Data 2 Address/Data 4 Address/Data 6 Reserved Address/Data 8 Address/Data 10
44 45 46 47 48 49 50	CAD13 CAD15 CAD16 RSRVD CBLOCK# CSTOP# CDEVSEL #	Stop transfer cycle
51 52 53 54 55 56 57	Vcc Vpp2 CTRDY# CFRAME# CAD17 CAD19 CVS2	Vcc Vpp2 Target Ready Address or Data phase Address/Data 17 CAD19
58 59 60 61 62 63	CRST# CSERR# CREQ# CCBE3# CAUDIO CSTSCHG	Reset System Error Request ??? Command/Byte Enable 3 Audio ???
64 65 66 67 68 <i>Contri</i>	CAD28 CAD30 CAD31 CCD2# GND ibutor: <u>Joakim (</u>	Address/Data 28 Address/Data 30 Address/Data 31 Card Detect 2 Ground

Source: PC Card Standard at PC Card's homepage

This is the URL for the WWW page: http://www.pc-card.com/stand_overview.html Open this address in your WWW browser. This is the URL for the WWW page:

http://www.pc-card.com

Open this address in your WWW browser.

PC Card Connector



PC Card

16-bit bus defined by PCMCIA.

68 PIN ??? MALE at the controller. 68 PIN ??? FEMALE at the peripherals.				
Pin			Description	
1 2 3 4 5 6 7	y GND D3 D4 D5 D6 D7 CE1#	GND D3 D4 D5 D6 D7 CE1#	Ground Data 3 Data 4 Data 5 Data 6 Data 7	
8 9 10 11 12 13 14 15 16	A10 OE# A11 A9 A8 A13 A14 WE# READY	A10 OE# A11 A9 A8 A13 A14 WE# IREQ#	Address 10 Output Enable Address 11 Address 9 Address 8 Address 13 Address 14 Write Enable ???	
17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32	Vcc Vpp1 A16 A15 A12 A7 A6 A5 A4 A3 A2 A1 A0 D0 D1 D2	Vcc Vpp1 A16 A15 A12 A7 A6 A5 A4 A3 A2 A1 A0 D0 D1 D2	Vcc Vpp1 Address 16 Address 15 Address 12 Address 7 Address 6 Address 5 Address 3 Address 2 Address 1 Address 1 Address 0 Data 0 Data 1 Data 2	

 33 34 35 36 37 38 39 40 41 42 43 	WP GND CD1# D11 D12 D13 D14 D15 CE2# VS1#	IOIS16# GND CD1# D11 D12 D13 D14 D15 CE2# VS1#	Ground Ground Card Detect 1 Data 11 Data 12 Data 13 Data 14 Data 15
44 45 46 47 48 49 50 51 52 53 54 55 56 57	RSRVD RSRVD A17 A18 A19 A20 A21 Vcc Vpp2 A22 A23 A24 A25 VS2#		Reserved / IORD# Reserved / IOWR# Address 17 Address 18 Address 19 Address 20 Address 21 Vcc Vpp2 Address 22 Address 23 Address 24 Address 25
58 59	RESET WAIT#	RESET WAIT#	Reset
60 61	RSRVD REG#	INPACK# REG#	Reserved / ???
62 63	BVD2 BVD1	SPKR# STSCHG #	Battery Voltage 2 / Speaker ??? Battery Voltage 1 / ???
64 65 66 67	D8 D9 D10 CD2#	D8 D9 D10 CD2#	Data 8 Data 9 Data 10
68 Contri	GND	GND	Ground
Contributor: <u>Joakim Ögren</u>			

Source: <u>PC Card Standard</u> at <u>PC Card's homepage</u>

PC Card ATA Connector



PC Card ATA

This specification makes it possible to share ATA & PC Card with the same connectors.

(At the controller)

68 PIN ??? MALE at the controller. 68 PIN ??? FEMALE at the peripherals.					
68 PI Pin	N ??? FEI Namel	MALE a	it the pe Dir	eripnera Dev	
r III 1	Ground	X	UPDATED	X	PC-Card equiv Ground
2	DD3	X	UPDATED	x	D3
3	DD4	x	UPDATED	X	D4
4	DD5	х	UPDATED	х	D5
5	DD6	х	UPDATED	х	D6
6	DD7	Х	UPDATED	х	D7
7	/CS0	Х	UPDATED		/CE1
8			UPDATED	•	A10
9	1	Х	UPDATED	Х	/OE
	SELATA				
10					
11	/CS1	Х	UPDATED		A9
12			UPDATED	i	A8
13					
14					
15			UPDATED	i	/WE
16	INTRQ	х	UPDATED	х	/READY:IREQ
17	VCC	X	UPDATED	X	VCC
18					
19					
20					
21					
22			UPDATED	i	A7
23			UPDATED	i	A6
24			UPDATED	i	A5
25			UPDATED	i	A4
26			UPDATED	i	A3
27	DA2	х	UPDATED	х	A2
28	DA1	х	UPDATED	Х	A1

29 30 31 32 33 34 35 36 37 38 39 40 41 42 43	DA0 DD1 DD2 /IOCS16 Ground /CD1 DD11 DD12 DD13 DD14 DD15 /CS1	* * * * * * * * * * * * * * *	UPDATED X UPDATED X	A0 D0 D1 D2 /WP:IOIS16 Ground Ground /CD1 D11 D12 D13 D14 D15 /CE2 /VS1
44 45 46 47 48 49	/DIOR /DIOW	X X	UPDATED X	/IORD /IOWR
50 51 52 53 54	VCC	x	UPDATED X	VCC
55	M/S-	х	UPDATED x 2)	
56	CSEL	х	UPDATED x 2)	
57			UPDATED	/VS2
58	/RESET	х		RESET
59 60	IORDY DMARQ	0	UPDATED x 3)	/WAIT /INPACK
60 61	DIVIARQ /	0 0	UPDATED O	/INFACK /REG
62 63 64 65 66 67 68	/ DMACK /DASP /PDIAG DD8 DD9 DD10 /CD2 Ground	x x x x x x x x x x	UPDATED X UPDATED X UPDATED X UPDATED X UPDATED X UPDATED X UPDATED X UPDATED X	/BVD2:SPKR /BVD1:STSCHG D8 D9 D10 /CD2 Ground

x = Required. i = Ignored by host in ATA mode.

o = Optional.
nothing = Not connected.
1) Device shall support only one /CS1 signal pin.
2) Device shall support either /M/S or CSEL but not both.
3) Device shall hold this signal negated if it does not support this function.

Contributor: Joakim Ögren

Source: ATA-2 specifictions

PCMCIA Connector



PCMCIA

PCMCIA=Personal Computer Memory Card International Association.

(At the controller)

68 PIN ??? MALE at the controller. 68 PIN ??? FEMALE at the peripherals.			
Pin	Name	Dir Description	
1	GND	Ground	
2	D3	Data 3	
3	D4	Prof Data 4	
4	D5	Data 5	
5	D6	Data 6	
6	D7	Upper Data 7	
7	/CE1	Card Enable 1	
8	A10	Address 10	
9	/OE	UPDE Output Enable	
10	A11	Address 11	
11	A9	VPDF Address 9	
12	A8	VPDF Address 8	
13	A13	VPDA Address 13	
14	A14	VPDF Address 14	
15	/WE:/P	Write Enable : Program	
16	/READY:/IREQ	Ready : Busy (IREQ)	
17	VCC	¹⁰⁰⁶ +5V	
18	VPP1	Programming Voltage (EPROM)	
19	A16	Address 16	
20	A15	Address 15	
21	A12	VPDF Address 12	
22	A7	Address 7	
23	A6	Address 6	
24	A5	VPDF Address 5	
25	A4	UPDF Address 4	
26	A3	Address 3	
27	A2	Address 2	
28	A1	Address 1	
29	A0	Address 0	
30	D0	UPDF Data 0	
31	D1	UPOF Data 1	
32	D2	UPOF Data 2	
33	/WP:/IOIS16	Write Protect : IOIS16	

34 35 36 37	GND GND /CD1 D11	UPDA UPDA	Ground Ground Card Detect 1 Data 11
38	D12		Data 12
39	D13	UPDA	Data 13
40	D14	UPDA	Data 14
41	D15	UPDA	Data 15
42	/CE2	UPDA	Card Enable 2
43	/VS1		Refresh
44	/IORD	?	I/O Read
45	/IOWR	?	I/O Write
46	A17		Address 17
47	A18		Address 18
48	A19	UPDH	Address 19
49	A20		Address 20
50	A21	LIPDA	Address 21 +5V
51 52	VCC VPP2		
52 53	A22	UPDA	Programmeing Voltage 2 (EPROM) Address 22
53 54	A22 A23		Address 22 Address 23
55	A23 A24	UPDA	Address 23 Address 24
56	A25	UPDA	Address 25
57	/VS2	?	RFU
58	RESET	?	RESET
59	/WAIT	?	WAIT
60	/INPACK	?	
61	/REG	UPDA	Register Select
62	/BVD2:SPKR	UPDA	Battery Voltage Detect 2 : SPKR
63	/	UPDA	Battery Voltage Detect 1 : STSCHG
	BVD1:STSCHG		, 3
64	D8	UPDA	Data 8
65	D9	UPDA	Data 9
66	D10	UPDA	Data 10
67	/CD2	UPDA	Card Detect 2
68	GND		Ground
Note: Direction is Controller (computer) relative PCMCIA-card.			

Contributor: Joakim Ögren, Karsten Wenke

Source: ?

CompactFlash Connector



CompactFlash

Developed by SanDisk. Is compatible with PC-Card ATA with a simple passive adapter.

See <u>PC-Card ATA</u> for more information.

(At the peripherals) 50 PIN ??? MALE at the controller. 50 PIN ??? FEMALE at the peripherals. Pin Name Description 1 GND Ground 2 D3 Data 3 3 D4 Data 4 4 D5 Data 5 5 D6 Data 6 6 D7 Data 7 7 /CE1 Card Enable 1 8 A10 Address 10 9 /OE **Output Enable** 10 A9 Address 9 11 A8 Address 8 12 A7 Address 7 13 VCC +5V 14 A6 Address 6 15 A5 Address 5 16 Address 4 A4 17 A3 Address 3 18 A2 Address 2 19 A1 Address 1 20 A0 Address 0 21 D0 Data 0 22 D1 Data 1 23 D2 Data 2 24 /WP:/IOIS16 Write Protect : IOIS16 25 /CD2 Card Detect 2 26 /CD1 Card Detect 1 27 D0 Data 0 28 D0 Data 0 29 D0 Data 0 30 D0 Data 0 31 D0 Data 0

32 33 34 35 36	/CE2 /VS1 /IORD /IOWR /WE	Card Enable 2 Refresh I/O Read I/O Write Write Enable	
30 37	/WE /READY:/RDY:/	Ready : Busy : IREQ	
57	IREQ	Ready . Dusy . IREQ	
38	VCC	+5V	
39	CSEL		
40	/VS2	RFU	
41	RESET	Reset	
42	/WAIT	Wait	
43	/INPACK		
44	/REG	Register Select	
45	/BVD2:SPKR	Battery Voltage Detect 2 : SPKR	
46	/BVD1:STSCHG	Battery Voltage Detect 1 : STSCHG	
47	D8	Data 8	
48	D9	Data 9	
49	D10	Data 10	
50	GND	Ground	
Contributor: <u>Joakim Ögren</u>			

Source: <u>SanDisk's CompactFlash ABC</u> at <u>SanDisk's homepage</u>

This is the URL for the WWW page: http://www.sandisk.com/sd/support/teched/cfpc_5.htm Open this address in your WWW browser. This is the URL for the WWW page:

http://www.sandisk.com

Open this address in your WWW browser.

C-bus II Connector



C-bus II

Developed by Corolla C-bus II is the successor to C-bus & Extended C-bus.

UNKNO UNKNO	(At the device (card)) WN CONNECTOR at the backplane. WN CONNECTOR at the device (card).
PA=Con	nponent side
PB=Solo	der side
Pin	Name
PA1	GND
PA2	AUX18
PA3	AUX16
PA4	GND
PA5	AUX14
PA6	AUX12
PA7	GND
PA8	AUX10
PA9	AUX8
PA10	GND
PA11	AUX6
PA12	AUX4
PA13	GND
PA14	AUX2
PA15	AUX0
PA16	-
PA17	RESERVED
	8
PA18	RESERVED
	6
PA19	RESERVED
	4
PA20	RESERVED
	2
PA21	RESERVED
	0
PA22	GND
PA23	GND
PA24	AGND
PA25	CID1

PA26	CBCLK
PA27	GND
PA28	CRST#
PA29	LED#
PA30	GND
PA31	CARB2
PA32	CARB0
PA33	GND
PA34	TM2#
PA35	TM2#
PA36	GND
PA30 PA37	STRT#
PA37 PA38	CD31
PA30 PA39	GND
PA39 PA40	CD30
PA41	CD29
PA42	GND CD28
PA43	
PA44	CD27
PA45	GND
PA46	CD26
PA47	CD25
PA48	GND
PA49	CD24
PA50	CD23
PA51	GND
PA52	CD22
PA53	CD21
PA54	GND
PA55	CD20
PA56	CD19
PA57	GND
PA58	CD18
PA59	CD17
PA60	GND
PA61	CD16
PA62	E3
PA63	GND
PA64	E2
PA65	CD15
PA66	GND
PA67	CD14
PA68	CD13
PA69	GND
PA70	CD12
PA71	CD11

PA72 PA73 PA74 PA75 PA76 PA77 PA78 PA79 PA80 PA81 PA82 PA83 PA84 PA85 PA84 PA85 PA86 PA87 PA88 PA89 PA90 PA91	GND CD10 CD9 GND CD8 CD7 GND CD6 CD5 GND CD4 CD3 GND CD2 CD1 GND CD2 CD1 GND CD0 E1 GND E0
PB1 PB2 PB3 PB4 PB5 PB6 PB7 PB8 PB9 PB10 PB11 PB12 PB13 PB14 PB15 PB16 PB17	+5V AUX19 AUX17 +5V AUX15 AUX13 +5V AUX11 AUX9 +5V AUX7 AUX5 +5V AUX5 +5V AUX3 AUX1 +5V RESERVED 9
PB18	RESERVED
PB19	, RESERVED 5
PB20	RESERVED
PB21	RESERVED

PB22 PB23 PB24 PB25	1 VTERM +5V CID3 CID2
PB26	CID0
PB27	+5V
PB28	FAULT#
PB29	LOCKCB#
PB30	+5V
PB31	CARB3
PB32	CARB1
PB33	+5V
PB34	TM3#
PB35	TM1#
PB36	+5V
PB37	ACK#
PB38	CD63
PB39	+5V
PB40	CD62
PB41	CD61
PB42	+5V
PB43	CD60
PB44	CD59
PB45	+5V
PB46	CD58
PB47	CD57
PB48	+5V
PB49	CD56
PB50	CD55
PB51	+3.3V
PB52	CD54
PB53	CD53
PB54	+3.3V
PB55	CD52
PB56	CD51
PB57	+3.3V
PB58	CD50
PB59	CD49
PB60	+3.3V
PB61	CD48
PB62	E7
PB63	+3.3V
PB64	E6
PB65	CD47
PB66	+3.3V

PB67	CD46
PB68	CD45
PB69	+3.3V
PB70	CD44
PB71	CD43
PB72	+3.3V
PB73	CD42
PB74	CD41
PB75	+3.3V
PB76	CD40
PB77	CD39
PB78	+3.3V
PB79	CD38
PB80	CD37
PB81	+3.3V
PB82	CD36
PB83	CD35
PB84	+3.3V
PB85	CD34
PB86	CD33
PB87	+3.3V
PB88	CD32
PB89	E5
PB90	+3.3V
PB91	E4

Contributor: Joakim Ögren

Sources: <u>C-bus II Technology architecture</u> at <u>Collary's homepage</u>

This is the URL for the WWW page: http://www.corollary.com/cbusii.html Open this address in your WWW browser. This is the URL for the WWW page:

http://www.collary.com

Open this address in your WWW browser.

SSFDC Connector



SSFDC

SSFDC=Solid State Floppy Disk Card.

UPDATED (At the device)
UNKNOWN CONNECTOR at the motherboard.
UNKNOWN CONNECTOR at the device.
I don't have any technical information about SSFDC at the moment. If you have any information of value please send it to me.
Contributor: Joakim Ögren
Source: ?
Info: Solid State Floppy Disk Card Forum
Please send any comments to Joakim Ögren.

This is the URL for the WWW page:

http://www.ssfdc.com

Open this address in your WWW browser.

PC/104 Connector

UPDATED UPDATED UPDATED

PC/104

(At the backplane)

(At the device (card)) UNKNOWN CONNECTOR at the backplane. UNKNOWN CONNECTOR at the device (card).

Pin	J1/P1	J1/P1	J2/P2	J2/P2
Number	Row A	Row B	Row C1	Row D1
0				0V
1	IOCHCHK *	UV	SBHE*	MEMCS16 *
2	SD7	RESETDR V	LA23	IOCS16*
3	SD6	+5V	LA22	IRQ10
4	SD5	IRQ9	LA21	IRQ11
5	SD4	-5V	LA20	IRQ12
6	SD3	DRQ2	LA19	IRQ15
7	SD2	-12V	LA18	IRQ14
8	SD1	ENDXFR*	LA17	DACK0*
9	SD0	+12V	MEMR*	DRQ0
10	IOCHRDY	(KEY)2	MEMW*	DACK5*
11	AEN	SME∕MW*	SD8	DRQ5
12	SA19	SMEMR*	SD9	DACK6*
13	SA18	IOW*	SD10	DRQ6
14	SA17	IOR*	SD11	DACK7*
15	SA16	DACK3*	SD12	DRQ7
16	SA15	DRQ3	SD13	+5V
17	SA14	DACK1*	SD14	MASTER*
18	SA13	DRQ1	SD15	0V
19	SA12	REFRESH*		(KEY)2 0V
20	SA11	SYSCLK		
21	SA10	IRQ7		
22	SA9	IRQ6		
23	SA8	IRQ5		
24	SA7	IRQ4		
25	SA6	IRQ3		
26	SA5	DACK2*		
27	SA4	ТС		
28	SA3	BALE		
29	SA2	+5V		
30	SA1	OSC		

31	SA0	0V	
32	0V	0V	
Contributor: <u>Joakim Ögren</u>			
Sources: <u>PC/104 v2.3 spec</u> Sources: <u>PC/104 pinout</u>			
Info: <u>PC/104 Consortium</u>			
Please send any comments to <u>Joakim Ögren</u> .			

This is the URL for the WWW page: http://www.pc104.org/pc104/consp5.html Open this address in your WWW browser. This is the URL for the WWW page: http://www.pc104.org/pc104/pinouts.html Open this address in your WWW browser. This is the URL for the WWW page:

http://www.pc104.org/pc104/consp1.html

Open this address in your WWW browser.

Unibus Connector



Unibus

Availble on the old Digital PDP-11.

++	++
IAA1 AB1 AC1 // AU1 AV1	BA1 BB1 BC1 // BU1 BV1
	BA2 BB2 BC2 // BU2 BV2
++	•

(At the computer)

2 x 36 EDGE FEMALE at the backplane. 2 x 36 EDGE MALE at the cards/modules.

PIN	SIGNAL
AA1	/INIT
AA2	POWER(+5v
AS1	GROUND
AS2	/NPR

AT1	GROUND
AT2	/BR7
AU1	NPG
AU2	/BR6
AV1	BG7
AV2	GROUND
BA1	BG6
BA2	POWER(+5v
BF2 BH1 BJ2 BJ1 BJ2 BK1 BK2 BL1 BK2 BM1 BM2 BM1 BM2 BN1 BN2 BP1 BP2 BR1 BP2 BR1 BR2 BS1 BS2 BT1 BS2 BU1 BU2 BV1 BV2) BG5 GROUND /BR5 GROUND /BR4 GROUND BG4 /ACLO /DCLO /A01 /A00 /A03 /A02 /A05 /A04 /A07 /A05 /A04 /A07 /A06 /A09 /A08 /A11 /A10 /A08 /A11 /A10 /A13 /A12 /A15 /A14 /A15 /A14 /A17 /A16 GROUND /C1 /SSYN /CO /MSYN GROUND or: <u>Rob Gill</u>

Source: Digital PDP-11 peripherals handbook

This the e-mail address:

gillz@mpx.com.au

Choose this address in your e-mail reader.

RS232 Connector

100000				
UPDAT	ED			
UPDAT				
R٤	5232	•		
_1			13	
14			25	(At the DTE)
				,
			1	
		00000		
25			14	(At the DCE)
				the DTE (Computer).
25 P Pin				at the DCE (Modem).
PIN	Nam e	110-1	DIr	Description
1	GND	101	UPDA	Shield Ground
2	TXD	103		Transmit Data
3	RXD	104		Receive Data
4 5	RTS CTS	105 106		Request to Send Clear to Send
6	DSR	107		Data Set Ready
7	GND	102		System Ground
8	CD	109	UPDA	Carrier Detect
9	-		-	RESERVED
10	-		-	RESERVED
11	STF	126		Select Transmit Channel
12	S.CD S.CT	? ?	UPDA	Secondary Carrier Detect
13	5.01 S	ſ		Secondary Clear to Send
14	S.TX	?	UPDA	Secondary Transmit Data
	D			
15	TCK	114		Transmission Signal Element Timing
16	S.RX	?	OPUH	Secondary Receive Data
17	D RCK	115	UPDA	Receiver Signal Element Timing
18	LL	141		Local Loop Control
19	S.RT	?		Secondary Request to Send
00	S	400	1000	
20	DTR	108	UPDO	Data Terminal Ready

20DTR100Data Terminal Ready21RL140PPP Remote Loop Control22RI125PPP Ring Indicator23DSR111PPP Data Signal Rate Selector24XCK113PPP Transmit Signal Element Timing

25 TI 142 VPP Test Indicator

Note: Direction is DTE (Computer) relative DCE (Modem). Note: Do not connect SHIELD(1) to GND(7).

Contributor: Joakim Ögren, Petr Krc

Source: ?

This the e-mail address: magneton@mail.firstnet.cz

Choose this address in your e-mail reader.

Serial (PC 9) Connector



Serial (PC 9)

(At the Computer) 9 PIN D-SUB MALE at the Computer.

- Pin Nam Dir Description
- е 1
- Carrier Detect CD
- Receive Data 2 RXD
- Pransmit Data 3 TXD
- Data Terminal Ready 4 DTR
- VPP System Ground 5 GND
- Data Set Ready 6 DSR
- Request to Send 7 RTS
- Clear to Send 8 CTS
- Ring Indicator 9 RI

Note: Direction is DTE (Computer) relative DCE (Modem).

Contributor: Joakim Ögren

Source: ?

Serial (PC 25) Connector

UPDATED UPDATED UPDATED

Serial (PC 25)						
00	000000000000000000000000000000000000000					
14		²⁵ (At the computer)				
		B MALE at the computer.				
Pin	Name	Dir Description				
1	SHIEL D	- Shield Ground				
2	TXD	VPP Transmit Data				
3	RXD	Receive Data				
4	RTS	Request to Send				
5	CTS	Clear to Send				
6	DSR	Data Set Ready				
7 8	GND CD	- System Ground				
9	n/c	- Camer Delect				
10	n/c	-				
11	n/c	-				
12	n/c	-				
13	n/c	-				
14	n/c	-				
15	n/c	-				
16	n/c	-				
17	n/c	-				
18	n/c	-				
19	n/c	-				
20	DTR	Data Terminal Ready				
21	n/c	-				
22	RI	Ring Indicator				
23	n/c	-				
24	n/c	-				
25	n/c	-				
NI - (-	D' (' .					

Note: Direction is DTE (Computer) relative DCE (Modem). Note: Do not connect SHIELD(1) to GND(7).

Contributor: Joakim Ögren

Source: Amiga 4000 User's Guide from Commodore

UPDATED UPDATED UPDATED

Serial (Amiga 1000)

_1		13
	000000	
14		²⁵ (At the Amiga 1000)
25 P	IN D-SUI	B MALE at the Amiga 1000.
Pin	Name	Dir Description
1	SHIEL	Provide Shield Ground
	D	
2	TXD	Transmit Data
3	RXD	Receive Data
4	RTS	Request to Send
5	CTS	
6 7	DSR GND	VPP Data Set Ready
7 8		VIII System Ground VIIII Carrier Detect
9	n/c	
10	n/c	
		-
11	n/c	-
12	n/c	-
13	n/c	-
14	-5V	-5 Volts DC (50mA max)
15	AUDO	Amiga Audio Out (Left)
16	AUDI	💴 Amiga Audio In (Right)
17	EB	- EB=Buffered Port Clock 716 kHz
18	/INT2	? Interrupt 2
19	n/c	-
20	DTR	Data Terminal Ready
21	+5V	+5 Volts DC
22	n/c	-
23	+12V	+12 Volts DC (20 mA max)
24	/C2	C2=Clock 3.58MHz
25	/	Ppp Reset
	RESE	
	Т	
Moto	· Directic	n is DTE (Computer) relative DCE (Mod

Note: Direction is DTE (Computer) relative DCE (Modem). Note: Do not connect SHIELD(1) to GND(7).

Contributor: Joakim Ögren

Source: Amiga 4000 User's Guide from Commodore

Serial (Amiga) Connector

UPDATED UPDATED UPDATED

Serial (Amiga)

1 13						
	000000					
14		²⁵ (At the computer)				
13		1				
	000000	000007				
25	000000					
		(At the cable)				
		B MALE at the computer. B FEMALE at the cable.				
Pin	Name	Dir Description				
1	SHIEL	Shield Ground				
	D					
2 3	TXD	Transmit Data				
	RXD	Receive Data				
4	RTS	Request to Send				
5 6	CTS DSR	Clear to Send				
0 7	GND	^{uppf} Data Set Ready ^{uppf} System Ground				
8	CD	Carrier Detect				
9	+12V	+12 Volts DC (20 mA max)				
10	-12V	-12 Volts DC (20 mA max)				
11	AUDO	Amiga Audio Out (Left)				
12	n/c	 Speed Indicate 				
13	n/c	-				
14	n/c	-				
15	n/c	-				
16	n/c	-				
17	n/c	-				
18	AUDI	💴 Amiga Audio In (Right)				
19	n/c	-				
20	DTR	Data Terminal Ready				
21	n/c	-				
22	RI	Ring Indicator				
23	n/c	-				
24	n/c	-				
25	n/c	-				

Note: Direction is DTE (Computer) relative DCE (Modem). Note: Do not connect SHIELD(1) to GND(7).

Contributor: Joakim Ögren

Source: Amiga 4000 User's Guide from Commodore

Serial (MSX) Connector

UPDATED
UPDATED
UPDATED

Serial (MSX)

(At the Computer)

9 PIN D-SUB FEMALE at the Computer.

- Pin Nam Dir Description
- е
- 1 PG Protective Ground
- 2 TXD VIII Transmit Data
- 3 RXD ^{UPOR} Receive Data
- 4 RTS **Prof** Request to Send
- 5 CTS UPP Clear to Send
- 6 DSR ^{JPDR} Data Set Ready
- 7 GND Signal Ground
- 8 DCD ^{UPDH} Carrier Detect
- 9 DTR VPP Data Terminal Ready

Note: Direction is DTE (Computer) relative DCE (Modem).

Contributor: Joakim Ögren

Source: Mayer's SV738 X'press I/O map

This is the URL for the WWW page:

http://www.freeflight.com/fms/MSX/Portar.txt

Open this address in your WWW browser.

UPDATED UPDATED UPDATED

Serial (Printer)

\0000000000000					
14		²⁵ (At the printer)			
25 PIN D-SUB MALE at the printer.					
Pin	Name	Dir Description			
1	SHIELD	Provide Ground			
2	TXD	Transmit Data			
3	RXD	Receive Data			
4	n/c	 Not connected 			
5	n/c	 Not connected 			
6	DSR	Data Set Ready			
7	GND	System Ground			
8	DCD	Data Carrier Detect			
9	n/c	- Not connected			
10	n/c	- Not connected			
11	?	Reverse Channel			
12	n/c	- Not connected			
13	n/c	- Not connected			
14	n/c	- Not connected			
15	n/c	- Not connected			
16	n/c	- Not connected			
17	TTY-	TTY Receive Data			
10	TXD				
18	n/c	- Not connected			
19	n/c	- Not connected			
20	DTR	Data Terminal Ready			
21 22	n/c n/c	- Not connected			
22 23	-	- Not connected ^{UPDE} TTY Receive Data Return			
23 24	? ?	TTY Transmit Data Return			
24 25	ŕ TTY-				
20	RXD				

Contributor: Joakim Ögren, Petr Krc

Source: ?



DEC Dual RS-232

Found on the DEC Multia and DEC UDB. It contains two Serial ports on one connector. The 1st Port is located on the normal pins, and the 2nd port is located on some "spare" pins.

1			13				
\ <u>0000000000000</u>							
14							
25 P	25 PIN D-SUB MALE at the computer.						
Pin	Port	Nam	Dir	Description			
		е		-			
1		n/c		Not connected			
2	1	TXD	UPDATED	Transmit Data			
3	1	RXD		Receive Data			
4	1	RTS	UPDATED	rioudy to cond			
5	1	CTS	UPDATED				
6 7	1	DSR	UPDATED	Data Oct Neday			
7 8	1+2 1	GND DCD	UPDATED	Ground Data Carrier Detect			
9	I	n/c		Not connected			
10		n/c		Not connected			
11	2	DTR	UPDATED	Data Terminal Ready			
12	2	DCD	UPDATED				
13	2	CTS	UPDATED				
14	2	TXD	UPDATED	Transmit Data			
15		n/c		Not connected			
16	2	RXD	UPDATED	Receive Data			
17		n/c		Not connected			
18		n/c		Not connected			
19	2	RTS	UPDATED	Ready to Sellu			
20	1	DTR	UPDATED	Data Terminal Neauy			
21		n/c		Not connected			
22	1	RI	UPDATED				
23	2	DSR	UPDATED	Data Cot Roday			
24	-	n/c		Not connected			
25	2	RI	UPDATED	T this maloator			
Note: Direction is DTE (Computer) relative DCE (Modem).							

Contributor: Joakim Ögren

Source: Tommy's pinout Collection by Tommy Johnson

This is the URL for the WWW page: http://csgrad.cs.vt.edu/~tjohnson/pinouts Open this address in your WWW browser. This the e-mail address: tjohnson@csgrad.cs.vt.edu

Choose this address in your e-mail reader.

Macintosh RS-422 Connector



Macintosh RS-422

It's possible to connect RS-232 peipheral to the RS-422 port available on Macintosh computers. Use RXD- as RXD, TXD- as TXD, Ground RXD+, Leave TXD+ unconnected, GPi as CD.



(At the computer)

8 PIN MINI-DIN FEMALE at the computer.

- Pin Name Dir Description
- 1 HSKo ^{Uppe} Output Handshake
- 2 HSKi/ ^{UPDH} Input Handshake or External Clock
- CLK 3 TXD- ^{VMM} Transmit Data (-)
- 4 GND UPDA Ground
- 5 RXD- Receive Data (-)
- 6 TXD+ UPDA Transmit Data (+)
- 7 GPi ^{UPDH} General Purpose Input
- 8 RXD+ ^{UPDH} Receive Data (+)

Note: Direction is DTE (Computer) relative DCE (Modem).

Note: GPi is connected to SCC Data Carrier Detect (or to Receive/Transmit Clock if the VIA1 SYNC signal is high). Not connected on the Macintosh Plus, Classic, Classic II, LC, LC II or IIsi.

Contributor: Joakim Ögren, Pierre Olivier, Ben Harris

Sources: <u>comp.sys.mac.comm FAQ Part 1</u> Sources: Apple Tech Info Library, Article ID: TECHINFO-0001699

This the e-mail address: olipie@aei.ca Choose this address in your e-mail reader. This the e-mail address: bjh@mail.dotcom.fr Choose this address in your e-mail reader. This is the URL for the WWW page:

http://www.cis.ohio-state.edu/hypertext/faq/usenet/macintosh/comm-faq/part1/faq.html Open this address in your WWW browser.

RS422 Connector

UPDATED UPDATED **RS422** 19 0000000000000000000 20 37 (At the DTE) 19 000000000000000000 37 20 (At the DCE) 37 PIN D-SUB MALE at the DTE (Computer). 37 PIN D-SUB FEMALE at the DCE (Modem). Pin Nam Dir Description е Shield Ground 1 GND Rate Indicator 2 SRI 3 Spare n/c Pend Data 4 SD 5 Send Timing ST Receive Data 6 RD 7 RTS Request To Send Receiver Ready 8 RR Clear To Send 9 CTS Local Loopback 10 LL Data Modem 11 DM 12 **Perminal Ready** TR Receiver Ready 13 RR Remote Loopback 14 RL Incoming Call 15 IC Select Frequency/Select Rate 16 SF/ SR **Terminal Timing** 17 TT Prest Mode 18 ТΜ Cround 19 GND Receive Twister-Pair Common 20 RC Spare Twister-Pair Return 21 GND Send Data TPR 22 /SD Send Timing TPR 23 GND Receive Timing TPR 24 GND 25 /RS Request To Send TPR Receive Timing TPR 26 /RT Clear To Send TPR 27 /CS

UPDATED

- 28 IS ^{UPDR} Terminal In Service
- 29 /DM UPDE Data Mode TPR
- 30 /TR **Prof** Terminal Ready TPR
- 31 /RR **Prof** Receiver TPR
- 32 SS **UPDE** Select Standby
- 33 SQ ^{JPPP} Signal Quality
- 34 NS **PPP** New Signal
- 35 /TT ¹⁹⁰⁰ Terminal Timing TPR
- 36 SB UPP Standby Indicator
- 37 SC Ver Send Twister Pair Common

Note: Direction is DTE (Computer) relative DCE (Modem).

Contributor: Joakim Ögren, Petr Krc

Source: ?

Macintosh Serial Connector



Macintosh Serial

Availble on Macintosh Mac 512KE and earlier.

(At the Computer)

(At the Equipment)

9 PIN D-SUB FEMALE at the computer.

9 PIN D-SUB MALE at the mouse cable.

- Pin Name Dir Description
- 1 GND ^{JMM} Ground
- 2 +5V +5 VDC. Don't use this one, it may be converted into output handshake in later equipment.
- 3 GND UPP Ground
- 4 Tx+ ^{WM} Transmit Data, positive going component
- 5 Tx- ^{UPDH} Transmit Data, negative going component
- 7 DSR/ Handshake input. Signal name depends on mode: Used for Flow Control HSK or Clock In.
- 8 Rx+ Receive Data, positive going component
- 9 Rx- ^{VPM} Receive Data, negative going component

Note: Direction is Computer relative Equipment.

Contributor: Ben Harris

Source: Apple Tech Info Library, Article ID: TECHINFO-0001424



C64 RS232 User Port

Availble on the Commodore C64/C128. Software emulated. The signals does not have true RS232 levels. It's TTL level, and RXD/TXD is inverted. It's just the normal User Port, used as a RS232 port.

(At the computer)

UNKNOWN CONNECTOR at the computer.

Pin A	Name GND	RS232 GND	Description Protective Ground	
B+C	FLAG2+PB 0	RxD	Receive Data (Must be applied to both pins!)	
D	PB1	RTS	Ready To Send	
Е	PB2	DTR	Data Terminal Ready	
F	PB3	RI	Ring Indicator	
Н	PB4	DCD	Data Carrier Detect	
Κ	PB6	CTS	Clear To Send	
L	PB7	DSR	Data Set Ready	
Μ	PA2	TxD	Transmit Data	
Ν	GND	GND	Signal Ground	
Contributor: <u>Joakim Ögren</u> , <u>Arwin Vosselman</u> , <u>Mark Sokos</u>				

Source: Usenet posting in comp.sys.cbm, <u>Help on modem -> c64</u> by <u>Lasher Glenn</u> Sources: Commodore 64 Programmer's Reference Guide

This the e-mail address: 0vosselman01@flnet.nl Choose this address in your e-mail reader. This is the URL for the WWW page: http://www.vuse.vanderbilt.edu/~thompsbb/cbm_conn.txt Open this address in your WWW browser. This the e-mail address: gl8574@lima.albany.edu

Choose this address in your e-mail reader.

DEC DLV11-J Serial Connector



DEC DLV11-J Serial

Availble on the DEC DLV11-J Serial card

(at the serial card)

10 PIN IDC MALE at the Serial card.

- Pin Nam Dir Description

е

- 1 CLK ? Clock
- 2 GND UPPE Ground
- 3 TXD+ ^{UPDE} Transmit data +
- 4 TXD- Transmit data (0V for RS-232, Reader enable for 20mA)
- 5 GND ^{und} Ground
- 6 n/c Not connected (no pin)
- 7 RXD- ^{UNF} Receive data -
- 8 RXD ^{WMR} Receive data +
- + 9 GND ^{wee} Ground
- 10 +12V ^{UPDF} +12 VDC

Note: Direction is Serial card relative other Devices.


Contributor: Ben Harris

Source: DEC DLV11-J Printset, M8043-0-1, sheet 7



Cisco Console Port

Used to configure a Cisco router.



Source: ?


This the e-mail address: dmiller@vitnet.com.sg

Choose this address in your e-mail reader.



RocketPort Serialport

Availble at RocketPort serialport expansion cards.



Source: ?

This the e-mail address:

karl@blackdown.com

Choose this address in your e-mail reader.



CoCo Serial Printer

Availble on the Tandy Color Computer, also known as CoCo.

(At the computer) 4 PIN DIN 270° FEMALE at the computer. **Pin Nam Description**

- е
- 1 NC
- 2 / Enabled when the printer is busy BUS
- 2 CNF
- 3 GND
- 4 DATA RS-232 level data

Contributer: <u>Rob Gill</u>

Source: Tandy TRP 100 printer manual

Conrad Electronics MM3610D Connector



Conrad Electronics MM3610D

This connector is available on the Conrad Electronics Multimeter 3610D and is used to connect it to a computer.

(At the multimeter).

5 PIN UNKNOWN CONNECTOR at the multimeter

Conrad	Nam	Description	Dir		
	е				
1	RTS	Request To Send	UPDA		
2	RXD	Receive Data	UPDA		
3	TXD	Transmit Data	UPDA		
4	DTR	Data Terminal Ready	UPDA		
5	GND	Ground	UPDA		
Note: Since the multimeter is a DCE the nin namin					

Note: Since the multimeter is a <u>DCE</u> the pin naming can seem strange.

Contributors: Joakim Ögren, Anselm Belz

Source: ?

This the e-mail address:

a.belz@samson.mbis.de

Choose this address in your e-mail reader.

Parallel (PC) Connector

UPDATED UPDATED UPDATED

Parallel (PC)

UPDATED (At the PC) 25 PIN D-SUB FEMALE at the PC. Pin Name **Dir Description** VPDA Strobe 1 1 STROB Е Data Bit 0 2 D0 Data Bit 1 3 D1 Data Bit 2 4 D2 Data Bit 3 5 D3 Data Bit 4 6 D4 7 Data Bit 5 D5 Data Bit 6 8 D6 9 D7 Data Bit 7 Acknowledge 10 /ACK Busy 11 BUSY Paper End 12 PE Select 13 SEL Autofeed 14 1 AUTOF D PDF Error 15 /ERROR 💴 Initialize 16 /INIT Pelect In 17 /SELIN Signal Ground 18 GND Signal Ground 19 GND Signal Ground 20 GND Signal Ground 21 GND 22 Signal Ground GND Signal Ground 23 GND Signal Ground 24 GND Signal Ground 25 GND

Note: Direction is Computer relative Device.

Contributor: Joakim Ögren, Petr Krc

Source: ?

Parallel (Amiga) Connector

UPDATED UPDATED UPDATED

Parallel (Amiga)

	📫 (At the Ami	· ·	
25 PIN D-SUB FEMALE at the Amiga.			
Pin	Name	Dir Description	
1	/STROBE	UPPA Strobe	
2	D0	Upper Data Bit 0	
3	D1	Uppe Data Bit 1	
4	D2	Upper Data Bit 2	
5	D3	Data Bit 3	
6	D4	Deta Bit 4	
7	D5	UPP Data Bit 5	
8	D6	Data Bit 6	
9	D7	Data Bit 7	
10	/ACK		
11	BUSY	Busy	
12	POUT	Paper Out	
13	SEL	Select (Shared with RS232 RING-indicator)	
14	+5V	+5 Volts DC (10 mA max)	
. –	PULLUP		
15	n/c	- Not connected.	
16	/RESET	PPP Reset	
17	GND	Signal Ground	
18	GND	Signal Ground	
19	GND	Signal Ground	
20	GND	Signal Ground	
21	GND	Signal Ground	
22	GND	Signal Ground	
23	GND	Signal Ground	
24	GND	Signal Ground	
25	GND	Signal Ground	
Note	: Direction is C	omputer relative Peripheral.	

Contributor: <u>Joakim Ögren</u>

Source: Amiga 4000 User's Guide from Commodore

UPDATED UPDATED UPDATED

Parallel (Amiga 1000)

UPDRTED(At the Amiga 1000)25 PIN D-SUB MALE at the Amiga 1000.PinNameDirDirDescription1/STROBE2D0UPDRData Bit 0

2	D0	Data Bit 0
3	D1	Ppp Data Bit 1
4	D2	Ppp Data Bit 2
5	D3	UPDA Data Bit 3
6	D4	Ppp Data Bit 4
7	D5	Ppp Data Bit 5
8	D6	Ppp Data Bit 6
9	D7	Ppp Data Bit 7
10	/ACK	Acknowledge
11	BUSY	UPDA Busy
12	POUT	Paper Out
13	SEL	Select (Shared with RS232 RING-indicator)
14	GND	Signal Ground
15	GND	Signal Ground
16	GND	Signal Ground
17	GND	Signal Ground
18	GND	Signal Ground
19	GND	Signal Ground
20	GND	Signal Ground
21	GND	Signal Ground
22	GND	Signal Ground
23	+5V	+5 Volts DC (10 mA max)
24	n/c	- Not connected.
25	/RESET	Ppp Reset

Note: Direction is Computer relative Peripheral.

Contributor: Joakim Ögren

Source: Amiga 4000 User's Guide from Commodore

ECP Parallel Connector

UPDATED
UPDATED
UPDATED

ECP Parallel

ECP = Extended Capabilities Port UPDATED (At the PC) 25 PIN D-SUB FEMALE at the PC. Pin Name **Dir Description** VPDA Strobe 1 nStrobe Address, Data or RLE Data Bit 0 2 data0 Address, Data or RLE Data Bit 1 3 data1 4 Address, Data or RLE Data Bit 2 data2 5 Address, Data or RLE Data Bit 3 data3 Address, Data or RLE Data Bit 4 6 data4 7 Address, Data or RLE Data Bit 5 data5 8 data6 Address, Data or RLE Data Bit 6 9 Address, Data or RLE Data Bit 7 data7 10 Acknowledge /nAck PDA Busy 11 Busy Paper End 12 PError VPDA Select 13 Select VPDA Autofeed 14 / nAutoFd UPDA Error 15 /nFault Initialize 16 /nInit Pelect In 17 1 nSelectl n Signal Ground 18 GND Signal Ground 19 GND Signal Ground 20 GND Signal Ground 21 GND Signal Ground 22 GND 23 Signal Ground GND Signal Ground 24 GND Signal Ground 25 GND Note: Direction is Computer relative Device.

Contributor: Joakim Ögren, Marco Furter

Source: Microsoft MSDN Library: Extended Capabilities Port Specs

Info: Microsoft MSDN Library

This the e-mail address: maf@pop.agri.ch Choose this address in your e-mail reader. This is the URL for the WWW page:

http://www.microsoft.com/msdn

Open this address in your WWW browser.

ECP Parallel (Tech) Connector



ECP Parallel (Technical)

This file is designed to give a basic overview of the port found in most newer PC computers called ECP Parallel port.

This file is not intended to be a thorough coverage of the standard. It is for informational purposes only, and is intended to give designers and hobbyists sufficient information to design their own ECP compatible devices.

Signal Descriptions:

nStrobe

This signal is registers data or address into the slave on the assering edge during .

data 0-7

Contains address, data or RLE data. Can be used in both directions.

nAck

Valid data driven by the peripheral when asserted. This signal handshakes with nAutoFd in reverse.

Busy

This signal deasserts to indicate that the peiheral can accept data. In forward direction this handshakes with nStrobe. In the reverse direction this signal indicates that the data is RLE compressed by being low.

PError

Used to acknowledge a change in the direction of transfer. High=Forward.

Select

Printer is online.

nAutoFd

Requests a byte of data from the peripheral when asserted, handshaking with nAck in the reverse direction. In the forward direction this signal indicates whether the data lines contain ECP address or data.

nFault

Generates an error interrupt when asserted.

nlnit

Sets the transfer direction. High=Reverse, Low=Forward.

nSelectIn

Low in ECP mode. Contributor: <u>Joakim Ögren</u> Source: Microsoft MSDN Library: Extended Capabilities Port Specs Info: <u>Microsoft MSDN Library</u> Please send any comments to <u>Joakim Ögren</u>.

Centronics Connector

UPDATED UPDATED UPDATED

Centronics

Ċ	³⁶ ¹⁹ (At the Printer)				
36 F	VIN CENTRONICS	FEMALE at the Printer.			
Pin	Name	Dir Description			
1	/STROBE	VPDH Strobe			
2	D0	Data Bit 0			
3	D1	^{Veel} Data Bit 1			
4	D2	Data Bit 2			
5	D3	VPDA Data Bit 3			
6	D4	UPPH Data Bit 4			
7	D5	Data Bit 5			
8	D6	Data Bit 6			
9	D7	UPDR Data Bit 7			
10	/ACK	VPPA Acknowledge			
11	BUSY	UPDA Busy			
12	POUT	Paper Out			
13	SEL	Ppp Select			
14	/AUTOFEED	Autofeed			
15	n/c	- Not used			
16	0 V	Logic Ground			
17	CHASSIS GND	Shield Ground			
18	+5 V PULLUP	¹⁰⁰⁶ +5 V DC (50 mA max)			
19	GND	Signal Ground (Strobe Ground)			
20	GND	Signal Ground (Data 0 Ground)			
21	GND	Signal Ground (Data 1 Ground)			
22	GND	Signal Ground (Data 2 Ground)			
23	GND	Signal Ground (Data 3 Ground)			
24	GND	Signal Ground (Data 4 Ground)			
25	GND	Signal Ground (Data 5 Ground)			
26	GND	Signal Ground (Data 6 Ground)			
27	GND	Signal Ground (Data 7 Ground)			
28	GND	Signal Ground (Acknowledge Ground)			
29	GND	Signal Ground (Busy Ground)			
30	/GNDRESET	Reset Ground			
31	/RESET	^{Uppe} Reset			
32	/FAULT	Perf Fault (Low when offline)			
33	0 V	Signal Ground			
34	n/c	- Not used			

35 +5 V V VM +5 V DC

36 /SLCT IN Select In (Taking low or high sets printer on line or off line respectively) Note: Direction is Printer relative Computer.

Contributor: Joakim Ögren, Peter Korsgaard, Petr Krc

Source: ?

This the e-mail address: jacmet@post5.tele.dk

Choose this address in your e-mail reader.

MSX Parallel Connector

UPDATED
UPDATED
UPDATED

MSX Parallel

(At the Computer) 14 PIN CENTRONICS FEMALE at the Computer.

Pin	Nam	Dir	Description
	е		
1	/STB	UPDA	Strobe
2	PDB0	UPDA	Data 0
3	PDB1	UPDA	Dulu
4	PDB2		Data 2
5	PDB3		Data 3
6	PDB4	UPDA	
7	PDB5	UPDA	Dulu U
8	PDB6	UPDA	Dulu U
9	PDB7	UPDA	Data 7
10	n/c	-	
11	BUS	UPDA	Printer is busy
	Y		,
12	n/c	-	
13	n/c	-	
14	GND	-	Signal Ground
Note:	Directi	ion is	Computer relative Printer.

Contributor: Joakim Ögren

Source: Mayer's SV738 X'press I/O map



Parallel (Olivetti M10)

Availble on an old portable computer called Olivetti M10.

2 26				
1		²⁵ (At the Computer)		
26 PI	N IDC MALE	at the Computer.		
Pin	Name	Dir Description		
1	/STROBE	UPDA Strobe		
2	D0	Data Bit 0		
3	D1	UPDA Data Bit 1		
4	D2	Peee Data Bit 2		
5	D3	Peee Data Bit 3		
6	D4	Data Bit 4		
7	D5	Data Bit 5		
8	D6	Data Bit 6		
9	D7	💴 Data Bit 7		
10	/ACK	Acknowledge		
11	BUSY	PPP Busy		
12	PE	Paper End		
13	SELIN	Select In		
14	GND	Signal Ground		
15	GND	VPDP Signal Ground		
16	GND	Signal Ground		
17	GND	Signal Ground		
18	GND	Signal Ground		
19	GND	Signal Ground		
20	GND	Signal Ground		
21	GND	Signal Ground		
22	GND	Signal Ground		
23	GND	Signal Ground		
24	GND	Signal Ground		
25	RESETGN D	Reset Ground		
26	D /RESET	Reset		

Note: Direction is Computer relative Device.

Contributor: Joakim Ögren, Filippo Fiani

Source: ?

This the e-mail address:

nathannever@rocketmail.com

Choose this address in your e-mail reader.



Amstrad CPC6128 Printer Port

(At the computer)

34 PIN FEMALE EDGE at the computer.

34 PIN FEMALE EDGE at the con				
Pin	Name	Description		
1	/	Strobe		
	STROB			
	E			
2	D0	Data 0		
3	D1	Data 1		
4	D2	Data 2		
5	D3	Data 3		
6	D4	Data 4		
7	D5	Data 5		
8	D6	Data 6		
9	GND	Ground		
10	n/c	Not connected		
11	BUSY	Busy		
12	n/c	Not connected		
13	n/c	Not connected		
14	GND	Ground		
15	n/c	Not connected		
16	n/c	Not connected		
17	n/c	Not connected		
16	GND	Ground		
17	n/c	Not connected		
19	GND	Ground		
20	GND	Ground		
21	GND	Ground		
22	GND	Ground		
23	GND	Ground		
24 25	GND	Ground		
25 26	GND	Ground		
26 27	GND n/c	Ground Not connected		
27 28	GND	Ground		
20 29	n/c	Not connected		
29 30	n/c	Not connected		
30 31	n/c	Not connected		
32	n/c	Not connected		
32 33	GND	Ground		
33 34	n/c	Not connected		
35	n/c	Not connected		
55	100			

Note: Pin 18 doesn't exist Contributor: <u>Joakim Ögren</u>, <u>Agnello Guarracino</u> Source: Amstrad CPC6128 User Instructions Manual Please send any comments to <u>Joakim Ögren</u>. This the e-mail address: aggy@ooh.diron.co.uk

Choose this address in your e-mail reader.

Universal Serial Bus (USB) Connector



Universal Serial Bus (USB)

Developed by Compaq, Digital Equipment Corp, IBM PC Co., Intel, Microsoft, NEC and Northern Telecom.

(At the controller)

(At the peripherals)

4 PIN ??? MALE at the controller.

4 PIN ??? FEMALE at the peripherals.

Pin Nam Description

- - е
- 1 VCC +5 VDC
- 2 D- Data -
- 3 D+ Data +
- 4 GND Ground

Contributor: Joakim Ögren

Sources: <u>USB FAQ</u> at <u>USB Implementers Forum</u> Sources: USB Specification v1.0 at <u>USB Implementers Forum</u>

This is the URL for the WWW page: http://www.teleport.com/~usb/usbfaq.htm Open this address in your WWW browser. This is the URL for the WWW page: http://www.usb.org

Open this address in your WWW browser.



Universal Serial Bus (USB) (Technical)

USB was developed by Compaq, Digital Equipment Corp, IBM PC Co., Intel, Microsoft, NEC and Northern Telecom.

Features:

- True Plug'n'Play.
- Hot plug and unplug
- Low cost
- Easy of use
- 127 physical devices
- Low cost cables and connectors

Bandwidth:

- Full speed: 12 Mbps speed (requires shielded cable)
- Low speed: 1.5 Mbps speed (non-shielded cable)

Definitions:

USB Host = The computer, only one host per USB system. USB Device = A *hub* or a *Function*.

Power usage:

Bus-powered hubs: Draw Max 100 mA at power up and 500 mA normally. **Self-powered hubs:** Draw Max 100 mA, must supply 500 mA to each port.

Low power, bus-powered functions: Draw Max 100 mA.

High power, bus-powered functions: Self-powered hubs: Draw Max 100 mA, must supply 500 mA to each port.

Self-powered functions: Draw Max 100 mA.

Suspended device: Max 0.5 mA

Voltage:

- Supplied voltage by a host or a powered hub ports is between 4.75 V and 5.25 V.
- Maximum voltage drop for bus-powered hubs is 0.35 V from it's host or hub to the hubs output port.
- All hubs and functions must be able to send configuration data at 4.4 V, but only low-power functions need to be working at this voltage.
- Normal operational voltage for functions is minimum 4.75 V.

Shielding:

Shield should only be connected to Ground at the host. No device should connect Shield to Ground.

Cable:

Shielded: Data: 28 AWG twisted Power: 28 AWG - 20 AWG non-twisted

Non-shielded:

Data: 28 AWG non-twisted Power: 28 AWG - 20 AWG non-twisted

Max length
0.81 m
1.31 m
2.08 m
3.33 m
5.00 m

Cable colors:

Pin	Nam	Cable color	Description	
	е			
1	VCC	Red	+5 VDC	
2	D-	White	Data -	
3	D+	Green	Data +	
4	GND	Black	Ground	
-				

Contributor: Joakim Ögren

Sources: <u>USB FAQ</u> at <u>USB Implementers Forum</u> Sources: USB Specification v1.0 at <u>USB Implementers Forum</u>

GeekPort Connector

UPDATED
UPDATED
UPDATED

GeekPort

The GeekPort is a connector available at Be's BeBox computers. This is a dream for all hobby engineers who like to connect the computer to the coffee machine.

(At the device)

(At the computer)

37 PIN D-SUB MALE CONNECTOR at the device.

37 PIN D-SUB FEMALE CONNECTOR at the computer.

Pin Nam Description Dir				
PIN	Nam	Description	Dir	
1	e GND	Ground		
2	A1	Digital A 1	UPDATED	
2 3 4	A3	Digital A 3	UPDATED	
	A5	Digital A 5	UPDATED	
5	A7	Digital A 7	UPDATED	
6	GND	Ground		
7	+5V	+5 VDC		
8	GND	Ground		
9	+12V	+12 VDC		
10	GND	Ground		
11	-12V	-12 VDC		
12	GND	Ground		
13	+5V	+5 VDC		
14	GND	Ground		
15	B0	Digital B 0	UPDATED	
16	B2	Digital B 2	UPDATED	
17	B4	Digital B 4	UPDATED	
18	B6	Digital B 6	UPDATED	
19	GND	Ground		
20	A0	Digital A 0	UPDATED	
21	A2	Digital A 2	UPDATED	
22	A4	Digital A 4	UPDATED	
23	A6	Digital A 6	UPDATED	
24	Alref	Analog In Reference	UPDATED	
25 26	A2D1	Analog In 1	UPDATED	
26 27	A2D2 A2D3	Analog In 2 Analog In 3	UPDATED	
<u> </u>	AZD3			

28	A2D4	Analog In 4	UPDATED
29	D2A1	Analog Out 1	UPDATED
30	D2A2	Analog Out 2	UPDATED
31	D2A3	Analog Out 3	UPDATED
32	D2A4	Analog Out 4	UPDATED
33	AOref	Analog Out Reference	UPDATED
34	B1	Digital B 1	UPDATED
35	B3	Digital B 3	UPDATED
36	B5	Digital B 5	UPDATED
37	B7	Digital B 7	UPDATED

Note: Direction is Computer relative Device.

Contributor: Joakim Ögren

Sources: <u>BeBox GeekPort DeviceKit</u> at <u>Be's homepage</u> Sources: <u>BeBox GeekPort DeviceKit: Analog port</u> Sources: <u>BeBox GeekPort DeviceKit: Digital port</u>

This is the URL for the WWW page: http://www.be.com/documentation/be_book/DeviceKit/geek.html Open this address in your WWW browser. This is the URL for the WWW page: http://www.be.com Open this address in your WWW browser. This is the URL for the WWW page: http://www.be.com/documentation/be_book/DeviceKit/A2D2A.html Open this address in your WWW browser. This is the URL for the WWW page: http://www.be.com/documentation/be_book/DeviceKit/DPort.html Open this address in your WWW browser.



0

C64/C16/C116/+4 Serial I/O

Availble on the Commodore C64, C16, C116 and +4 computers.

(At the computer) (At the cable) 6 PIN DIN (DIN45322) FEMALE at the Computer. 6 PIN DIN (DIN45322) MALE at the Cable. Pin Name Description Serial SRQIN 1 1 SRQIN 2 GND Ground 3 ATN Serial ATN In/Out 4 CLK Serial CLK In/Out 5 DATA Serial DATA In/Out 6 1 Reset RESE Т Contributor: Joakim Ögren, Arwin Vosselman

Source: SAMS Computerfacts CC8 Commodore 16. Please send any comments to <u>Joakim Ögren</u>.

Atari ACSI DMA Connector



Atari ACSI DMA

Used to connect Laser printers or Harddrives.

(At the Computer)

UPDATED (At the Devices)

19 PIN D-SUB ?? at the Computer.

19 PIN D-SUB ?? at the Devices.

Pin Nam Description

- e 1 D0 Data 0
- 2 D1 Data 1
- 3 D2 Data 2
- 4 D3 Data 3
- 5 D4 Data 4
- 6 D5 Data 5
- 7 D6 Data 6
- 8 D7 Data 7
- 9 /CS Chip Select
- 10 IRQ Interrupt Request
- 11 GND Ground
- 12 /RST Reset
- 13 GND Ground
- 14 ACK Acknowledge
- 15 GND Ground
- 16 A1 ?
- 17 GND Ground
- 18 R/W Read/Write
- 19 REQ Data Request

Contributor: Joakim Ögren, Lawrence Wright, Steve & Sally Blair

Source: ?

This the e-mail address: lwright@silk.net Choose this address in your e-mail reader. This the e-mail address: blair@mailbox.uq.edu.au

Choose this address in your e-mail reader.

VGA (VESA DDC) Connector

VGA (VESA DDC)

VGA=Video Graphics Adapter or Video Graphics Array. VESA=Video Electronics Standards Association. DDC=Display Data Channel.

Videotype: Analogue.

	6	eocard)				
$ \begin{array}{c} 1 & 5 \\ $						
	(At the mor					
15 PIN HIGHDENSITY D-SUB FEMALE at the videocard.						
15 P	IN HIGHDENSITY D	-SUB MALE at the monitor cable.				
Pin	Name	Dir Description				
1	RED	Red Video (75 ohm, 0.7 V p-p)				
2	GREEN	Green Video (75 ohm, 0.7 V p-p)				
3	BLUE	Blue Video (75 ohm, 0.7 V p-p)				
4	RES	- Reserved				
5	GND	^{ueer} Ground				
6	RGND	Red Ground				
7	GGND	Green Ground				
8	BGND	Blue Ground				
9	+5V	VPPF +5 VDC				
10	SGND	Sync Ground				
11	ID0	Monitor ID Bit 0 (optional)				
12	SDA	DDC Serial Data Line				
13	HSYNC or CSYNC					
14	VSYNC	Vertical Sync				
15	SCL	DDC Data Clock Line				
10	JUL					

Note: Direction is Computer relative Monitor.

Contributor: Joakim Ögren

Source: ?

VGA (15) Connector

UPDATED
UPDATED
UPDATED

VGA (15)

VGA=Video Graphics Adapter or Video Graphics Array. Videotype: Analogue.

$ \begin{array}{c} 5 & 1 \\ 10 & \bullet \bullet \bullet \bullet \\ 15 & 11 \\ \end{array} (At the videocard) \end{array} $						
1 5 6 000000 6 000000 10						
11 15 (At the monitor cable)						
15 PIN HIGHDENSITY D-SUB FEMALE at the videocard.						
15 PIN HIGHDENSITY D-SUB MALE at the monitor cable.						
Pin	Name	Dir Description				
1	RED	Red Video (75 ohm, 0.7 V p-p)				
2	GREEN	UPDE Green Video (75 ohm, 0.7 V p-p)				
3	BLUE	Por Blue Video (75 ohm, 0.7 V p-p)				
4	ID2	Word Monitor ID Bit 2				
5	GND	upper Ground				
6	RGND	Red Ground				
7	GGND	Ppp Green Ground				
8	BGND	Ppp Blue Ground				
9	KEY	- Key (No pin)				
10	SGND	UPDE Sync Ground				
11	ID0	Wonitor ID Bit 0				
12	ID1 or SDA	WING MONITOR ID Bit 1				
13	HSYNC or CSYNC	Horizontal Sync (or Composite Sync)				
14	VSYNC	Vertical Sync				
15	ID3 or SCL	Word Monitor ID Bit 3				
Note	· Direction is Compute	r relative Monitor				

Note: Direction is Computer relative Monitor.

Contributor: Joakim Ögren

Source: ?

VGA (9) Connector



VGA (9)

VGA=Video Graphics Adapter or Video Graphics Array. Videotype: Analogue.

(At the videocard)

(At the monitor cable) 9 PIN D-SUB FEMALE at the videocard.

9 PIN D-SUB MALE at the monitor cable.

- Pin Name Dir Description
- Red Video 1 RED
- Green Video 2 GREE
- Ν
- Blue Video 3 BLUE
- Horizontal HSYN 4 С Sync
- Vertical Sync VSYN 5
- С Red Ground RGND 6
- GGND ^{UPDR} Green Ground 7
- Prese Blue Ground 8 BGND
- 9
- VPDA Sync Ground SGND

Note: Direction is Computer relative Monitor.

Contributor: Joakim Ögren

Source: ?

CGA Connector



CGA

CGA=Color Graphics Adapter. Videotype: TTL, 16 colors. Also known as IBM RGBI.

UPDATED (At the monitor cable)
9 PIN D-SUB FEMALE at the videocard.
9 PIN D-SUB MALE at the monitor cable. **Pin Name Description**1 GND Ground
2 GND Ground
3 R Red

- 4 G Green
- 5 B Blue
- 6 I Intensity
- 7 RES Reserved
- 8 HSYN Horizontal C Sync
- 9 VSYN Vertical Sync C

Contributor: Joakim Ögren

Source: ?

EGA Connector



EGA

EGA=Enhanced Graphics Adapter. Videotype: TTL, 16/64 colors.

9 PIN D-SUB FEMALE at the videocard.9 PIN D-SUB MALE at the monitor cable.

- Pin Nam Description
- e 1 GND Ground
- 2 SR Secondary Red
- 3 PR Primary Red
- 4 PG Primary Green
- 5 PB Primary Blue
- 6 SG/I Secondary Green / Intensity
- 7 SB Secondary Blue
- 8 H Horizontal Sync
- 9 V Vertical Sync

Contributor: Joakim Ögren

Source: ?

PGA Connector



PGA

Videotype: Analogue.

9 PIN D-SUB FEMALE at the videocard.9 PIN D-SUB MALE at the monitor cable.

- Pin Name Description
- 1 R Red
- 2 G Green
- 3 B Blue
- 4 CSYN Composite Sync
- С
- 5 MODE Mode Control
- 6 RGND Red Ground
- 7 GGND Green Ground
- 8 BGND Blue Ground
- 9 GND Ground

Contributor: Joakim Ögren

Source: ?

MDA (Hercules) Connector

UPDATED UPDATED UPDATED

MDA (Hercules)

(At the videocard)

9 PIN D-SUB FEMALE at the videocard. 9 PIN D-SUB MALE at the videocard.

Pin Nam Description

- 1 GND Ground
- 2 GND Ground
- 3 n/c

е

- 4 n/c
- 5 n/c
- 6 I Intensity
- 7 M Mono Video
- 8 H Horizontal Sync
- 9 V Vertical Sync

Contributor: Joakim Ögren

Source: ?

VESA Feature Connector



VESA Feature

(At the videocard) 26 PIN IDC at the Video card.

20 FIN IDC at the video card.			
Pin	Name	Description	
1	PD0	DAC Pixel Data Bit 0 (PB)	
2	PD1	DAC Pixel Data Bit 1 (PG)	
3	PD2	DAC Pixel Data Bit 2 (PR)	
4	PD3	DAC Pixel Data Bit 3 (PI)	
5	PD4	DAC Pixel Data Bit 4 (SB)	
6	PD5	DAC Pixel Data Bit 5 (SG)	
7	PD6	DAC Pixel Data Bit 6 (SR)	
8	PD7	DAC Pixel Data Bit 7 (SI)	
9	CLK	DAC Clock	
10	BLK	DAC Blanking	
11	HSYN	Horizontal Sync	
	С		
12	VSYN	Vertical Sync	
	С		
13	GND	Ground	
14	GND	Ground	
15	GND	Ground	
16	GND	Ground	
17		Select Internal Video	
18		Select Internal Sync	
19		Select Internal Dot Clock	
20	n/c	Not used	
21	GND	Ground	
22	GND	Ground	
23	GND	Ground	
24	GND	Ground	
25	n/c	Not used	
26	n/c	Not used	

Contributor: Joakim Ögren

Source: ?

Macintosh Video Connector

UPDATED UPDATED UPDATED

Macintosh Video

00000000 0000000 15 9 (At the Computer) 15 PIN D-SUB FEMALE at the Computer. Pin **Dir Description** Name Red Ground RGND 1 PDF Red 2 R Composite sync 3 CSYNC Monitor Sense 0 4 SENSE0 UPDA Green 5 G 💴 Green Ground 6 GGND 7 SENSE1 Monitor Sense 1 8 No connection n/c PDA Blue 9 В Monitor sense 2 10 SENSE2 VPPF Sync Ground 11 SGND Vertical Sync 12 VSYNC 13 BGND Blue Ground Horizontal Sync Ground 14 HSYNCGN D Horizontal Sync **HSYNC** 15 Note: Direction is Computer relative Monitor. Contributor: Joakim Ögren

Source: Tommy's pinout Collection by Tommy Johnson

Amiga Video Connector

UPDATED UPDATED UPDATED

Amiga Video

1	U I	2					
	0000000000000000						
13	23	(At the Amga)					
		E at the Amiga.					
Pin	Name	Dir Description					
1	/XCLK	UPDA Extern Clock					
2	/XCLKEN	Extern Clock Enable (47 Ohm)					
3	RED	Analog Red (75 Ohm)					
4	GREEN	Analog Green (75 Ohm)					
5	BLUE	Analog Blue (75 Ohm)					
6	DI	Digital Intensity (47 Ohm)					
7	DR	Digital Red (47 Ohm)					
8	DG	Digital Green (47 Ohm)					
9	DB	Digital Blue (47 Ohm)					
10	/CSYNC	Composite Sync (47 Ohm)					
11	/HSYNC	Horizontal Sync (47 Ohm)					
12	/VSYNC	Vertical Sync (47 Ohm)					
13	GNDRTN	Digital Ground (for /XCLKEN) Don't connect with pin 16-20.					
14		Jeen Genlock overlay (47 Ohm)					
	PIXELS						
45	W						
15	/C1	UPPR Clock out (47 Ohm)					
16	GND	Vere Video Ground					
17	GND	Vere Video Ground					
18	GND	Vere Video Ground					
19	GND	Vere Video Ground					
20	GND	Vere Video Ground					
21	-12V -5V	^{uppe} -12 Volts DC (10 mA max) (A500/A600/A1200) ^{uppe} -5 Volts DC (10 mA max) (A1000/A2000/A3000/A4000)					
22	-						
22	+12V	$\frac{1000}{100}$ +12 Volts DC (100 mA max)					
23	+5V	UPDR +5 Volts DC (100 mA max)					
Note: Direction is Computer relative Monitor.							

Contributor: <u>Joakim Ögren</u>

Source: Amiga 4000 User's Guide from Commodore



Amiga 1000 RF Monitor

25 (At the computer) 8 PIN DIN "C" FEMALE at the computer. Pin Name Dir Description Not connected 1 n/c -GND UPP Ground 2 AUDL **UPPR** Audio Left 3 Composite Video 4 CVIDE Ο Cround GND 5 6 n/c Not connected -2000 +12 VDC 7 +12V Audio Right 8 AUDR Note: Direction is Computer relative Monitor.

Contributor: Joakim Ögren

Source: ?

CDTV Video Slot Connector

UPDATED
UPDATED
UPDATED

CDTV Video Slot

6 8 10 12 14 16 18 20 22 24 26 28 30 2 4 -- -- -- -- -- -- -- -- -- ---- -- -- -- -- -- -- -- -- -- -- -- --3 5 7 9 11 13 15 17 19 21 24 25 27 29 1 (At the computer) 30 PIN ??? CONNECTOR at the computer. Pin Name Description GND Video Ground 1 2 GND Video Ground XCLK External Genlock Clock (in) 3 4 Red (in to video card) R 5 /XCLKEN Enables External Clock on XCLK. 6 BR Buffered Red (out from video card) 7 GND Video Ground Green (in to video card) 8 G Genlock mode 0 (from computer, genlock button) 9 GMS0 10 Buffered Green (out from video card) BG 11 GMS1 Genlock mode 1 (from computer, genlock button) 12 Blue (in to video card) В 13 Genlock signal / PIXELS W 14 BB Buffered Blue (out from video card) 15 VSYNC Vertical Sync (in to video card) 16 CSYNC Horizontal Sync (in to video card) Composite Sync (in to video card) 17 HSYNC 18 BCSYNC Buffered Composite Sync (out from video card) 19 GND Video Ground 20 AUDR Audio Right Output (from computer to RF modulator) 21 DGND **Digital Ground** 22 AUDL Audio Left Output (from computer to RF modulator) 23 -12V -12 VDC (can be -5 VDC instead) 24 DGND **Digital Ground** 25 +12V +12 VDC 26 /CD/TV CD/TV button. (Low=CDTV video on RF, High=Antenna) 27 VCC +5 VDC 28 3.58 MHz color clock (C1 clock) /CCK 29 GND Video Ground 30 VCC +5 VDC

Note: Used for RF-modulator usually.

Contributor: <u>Joakim Ögren</u> Source: <u>Darren Ewaniuk's CDTV Technical Information</u> Please send any comments to <u>Joakim Ögren</u>. This is the URL for the WWW page: http://nyquist.ee.ualberta.ca/~ewaniu/cdtv/cdtv-technical.html Open this address in your WWW browser.

PlayStation A/V Connector

UPDATED
UPDATED
UPDATED

PlayStation A/V

		2	-		-	-	
+-							-+
	0	0	0	0	0	0	
	0	0	0	0	0	0	
+-							-+
	7	8	9	10	11	12	

(At the PlayStation) 12 PIN ?? at the PlayStation.

Pin Name Description 1 ? 2 ? ? 3 4 ? 5 В Blue 6 R Red 7 ? 8 AR **Right Audio** CSYN Composite Sync 9 С 10 VGND Video Ground 11 ? 12 G Green Contributor: Joakim Ögren

Source: <u>Sony PlayStation FAQ</u>

This is the URL for the WWW page: http://www.gla.ac.uk/~gkrx11/PSX/FAQ.html

Open this address in your WWW browser.

Commodore 1084 & 1084S (Analog) Connector



Commodore 1084 & 1084S (Analog)

6 PIN DIN FEMALE at the Monitor.

Pin	Name	Description			
1	G	Green			
2	HSYN	Horizontal			
	С	Sync			
3	GND	Ground			
4	R	Red			
5	В	Blue			
6	VSYN	Vertical Sync			
С					
Contributor: <u>Joakim Ögren</u>					

Source: National Amiga's C1084 page

This is the URL for the WWW page:

http://www.interlog.com/~gscott/t-1084.html

Open this address in your WWW browser.



Commodore 1084 & 1084S (Digital)

4 1 6 8 7 (At the Monitor)						
8 PIN		FEMALE at the Monitor.				
Pin	Name	Description				
1	n/c	Not connected				
2	R	Red				
3	G	Green				
4	В	Blue				
5	I .	Intensity				
6	GND	Ground				
7	HSYN	Horizontal				
	С	Sync				
8	VSYN	Vertical Sync				
	С	-				
Contributor: <u>Joakim Ögren</u>						

Source: National Amiga's C1084 page



Commodore 1084d & 1084dS

(At the Monitor)

9 PIN D-SUB FEMALE at the Monitor.

Pin	Name	Analog Mode	Digital Mode		
1	GND	Ground	Ground		
2	GND	Ground	Ground		
3	R	Red	Red		
4	G	Green	Green		
5	В	Blue	Blue		
6	I	n/c	Intensity		
7	CSYN S	Composite Sync	n/c		
8	HSYN C	n/c	Horizontal Sync		
9	VSYN C	n/c	Vertical Sync		
Contributor: <u>Joakim Ögren</u>					

Source: National Amiga's C1084d page

This is the URL for the WWW page:

http://www.interlog.com/~gscott/t-1084d.html

Open this address in your WWW browser.

Atari Jaguar A/V Connector



Atari Jaguar A/V

TOP (duh)

1A	2A	ЗA	4A	5A	6A	7A	8A	9A	10A	11A	12A
1B	2в	3B	4B	5B	6B	7B	8B	9B	10B	11B	12B
UPDA	TED (At the	Atari)								
12 F	PIN ?	? at th	e Atai	i.							
Pin		Name	•		Descr	iptio	า				
1A		AL			Audio						
2A		AGNE)		Audio		nd				
3A		GND			Groun						
4A		GND (chroma)			Groun	•	roma)			
5A 6A		B			RGB E Horizc		NDO				
7A		HSYNC G			RGB (
8A		CHRO	OMA		Chron						
9A		GND ???			Ground ???						
10A		+5V ?			+5 VDC ???						
11A		+5V ???			+5 VDC ???						
12A		?			?						
1B		AR			Right						
2B		AGNE)		Audio						
3B		GND			Groun						
4B		R			RGB F		() / at.				
5B		CSYN ?			Comp ?	osite	(vertio	cai) S	ync		
6B 7B		؛ LGNE	`		? Lumin	2000	Grou	hd			
8B		LUM	,		Lumin		Oloui	iu			
9B		GND			Groun						
10B		CVBS	GND		Comp		Video	Grou	Ind		
11B		CVBS			Comp						
12B		?			? '						
Cont	Contributor: Joakim Ögren										

Contributor: Joakim Ögren

Source: Scooping out Jaguar RGB by <u>Duncan Brown</u> in <u>Atari Explorer Online Vol.3 Issue 6</u> Please send any comments to <u>Joakim Ögren</u>. This the e-mail address: BROWN_DU@Eisner.DECUS.Org Choose this address in your e-mail reader. This is the URL for the WWW page: http://www.redsun.net/jaguar/aeo/aeo_0306.txt Open this address in your WWW browser.

SNES Video Connector



SNES Video

Availble on the Nintendo SNES.

+-							+
	11	9	7	5	3	1	
	12	10	8	6	4	2	
+-							-+

(At the SNES)

UNKNOWN CONNECTOR at the SNES.

Pin Name Description

- 1 R Red (Requires 200 uF in serie)
- 2 G Green (Requires 200 uF in serie)
- 3 CSYN Composite Sync
- С
- 4 B Blue (Requires 200 uF in serie)
- 5 GND Ground
- 6 GND Ground
- 7 Y S-Video Y
- 8 C S-Video C
- 9 CVBS Composite Video (NTSC)
- 10 +5V +5 VDC
- 11 L+R Left+Right Audio (Mono)
- 12 L-R Left-Right Audio (Used to calculate Stereo)

Contributor: Joakim Ögren

Source: Video Games FAQ (Part 3), Pinout from Radio Electronics April 1992

This is the URL for the WWW page:

http://www.lib.ox.ac.uk/internet/news/faq/archive/games.video-games.faq.part3.html Open this address in your WWW browser.



NeoGeo Audio/Video

Availble on the NeoGeo videogame.



(At the Computer)

8 PIN DIN (DIN45326) FEMALE at the Computer.

- Pin Name Dir Description
- 1 AOUT Audio out
- 2 GND UP Ground
- 3 VIDEO UPP Composite Video Out
- 4 +5V ^{UPDA} +5 VDC
- 5 GREE ^{JPDR} Green Video
- 6 RED ^{UPOR} Red Video
- 7 NSYN UPDE Negative Sync
- C 8 BLUE ^{JPDR} Blue Video

Note: Direction is Computer relative Monitor.

Contributor: Joakim Ögren, Enzo, Steffen Kupfer

Source: ?

This the e-mail address: enzo@gaianet.net Choose this address in your e-mail reader. This the e-mail address:

Steffen_Kupfer@compuserve.com

Choose this address in your e-mail reader.

Amstrad CPC6128 Monitor Connector



Amstrad CPC6128 Monitor

6 PIN DIN (DIN45322) FEMALE at the computer.

- Pin Name
- 1 RED
- 2 GREE
- N
- 3 BLUE
- 4 SYNC
- 5 GND
- 6 LUM

Contributor: Joakim Ögren, Agnello Guarracino

Source: Amstrad CPC6128 User Instructions Manual



Amstrad CPC6128 Plus Monitor

(At the computer)

omputer.

8 PIN	MINI-DI	N FE	EMALE at the compu
Pin	Name		Description
1	NSYN	UPDA	Sync?
	С		
2	GREE	UPDA	Green
	Ν		
3	LUM	UPDA	Lumninace
4	RED		Red
5	BLUE		Blue
6	AOL	UPDA	Audio Output Left
7	AOR	UPDA	Audio Output Right
8	GND	UPDA	Ground

Note: Direction is Computer relative Monitor.

Contributor: Joakim Ögren, Colin Gaunt

Source: Amstrad 6128 Plus Home Computer Manual

This the e-mail address:

c.gaunt@c-gaunt.prestel.co.uk

Choose this address in your e-mail reader.

Atari ST Monitor Connector



Atari ST Monitor

(At the Computer)

(At the Devices)

13 PIN DIN FEMALE at the Computer.

13 PIN DIN MALE at the Devices.

- Pin Name Description
- 1 AO Audio Out
- 2 CVIDE Composite Video
- 0
- 3 CS Clock Select
- 4 MD Monochrome Detect / Clock In
- 5 Al Audio In
- 6 G Green
- 7 R Red
- 8 +12V +12 VDC (520ST has GND)
- 9 HSYN Horizontal Sync
- 10 B Blue
- 11 MVIDE Monochrome Video
- 0
- 12 VSYNC Vertical Sync
- 13 GND Ground

Contributor: Joakim Ögren, Lawrence Wright, Steve & Sally Blair

Source: ?

Sun Video Connector



Sun Video

R	1 5 G B	~					
_	6 10	(At the Computer)					
13 P	IN 13W3 FEMA	LE at the Computer.					
Pin	Name	Description					
1	GND	Ground*					
2	VSYNC	Vertical Sync*					
3	SENSE2	Sense #2					
4	SENSEGND	Sense Ground					
5	CSYNC	Composite Sync					
6	HSYNC	Horizontal Sync*					
7	GND	Ground*					
8	SENSE1	Sense #1					
9	SENSE0	Sense #0					
10	CGND	Composite Ground					
R	RED	Red					
G	GREEN/	Green/Gray					
	GRAY	-					
В	BLUE	Blue					
*) Considered absolute may not be come							

*) Considered obsolete, may not be connected.

Monitor-sense bits defined as:

Value	Bit 2	Bit 1	Bit 0	Resolution
0	0	0	0	?
1	0	0	1	Reserved
2	0	1	0	1280 x 1024 76Hz
3	0	1	1	1152 x 900 66Hz
4	1	0	0	1152 x 900 76Hz 19"
5	1	0	1	Reserved
6	1	1	0	1152 x 900 76Hz 16-17"
7	1	1	1	No monitor connected

See http://cvs.anu.edu.au:80/monitorconversion/ and

<u>http://rugmd0.chem.rug.nl/~everdij/hitachi.html</u> for info on attaching old workstation monitors to VGA boards.

Contributor: Joakim Ögren

Source: Tommy's pinout Collection by Tommy Johnson

This is the URL for the WWW page: http://cvs.anu.edu.au:80/monitorconversion/ Open this address in your WWW browser. This is the URL for the WWW page:

http://rugmd0.chem.rug.nl/~everdij/hitachi.html

Open this address in your WWW browser.

ZX Spectrum 128 RGB Connector



ZX Spectrun 128 RGB

Can be found at the Sinclair ZX Spectrum 128.



(At the computer)

5 (At the monitor cable)
 8 PIN DIN (DIN45326) FEMALE at the computer.
 8 PIN DIN (DIN45326) MALE at the monitor cable.
 9 PIN DIN (DIN45326) MALE at the monitor cable.
 9 Pin Name Dir Description
 1 CVBS (Composite Video (PAL, 75 ohms, 1.2V p-p))

- 2 GND ^{UPDE} Ground
- 3 BOUT ^{UPDE} Bright Output
- 4 CSYN UPDE Composite Sync
- С
- 5 VSYN Vertical Sync
- C 1000 C
- 6 G UPPA Green
- 7 R Red
- 8 B 💴 Blue

Note: Direction is Computer relative Monitor.

Contributor: Joakim Ögren

Source: Online ZX Spectrum 128 Manual Page 3

This is the URL for the WWW page:

http://users.ox.ac.uk/~uzdm0006/Damien/speccy/128manua/sp128p03.html Open this address in your WWW browser. UPDATED UPDATED UPDATED

3b1/7300 Video

	2				12	
ſ						1
	1			11		

(At the computer)

12 PIN IDC MALE at the computer.

Pin Name Description

- 1 VSYN Vertical Sync
- С
- 2 GND Ground
- 3 HSYN Horizontal
- C Sync
- 4 GND Ground
- 5 VIDE Video O
- 6 GND Ground
- 7 +12V +12 VDC
- 8 GND Ground
- 9 +12V +12 VDC
- 10 SPK Speaker
- 11 SPK Speaker
- 12 ? ?

Contributor: Joakim Ögren

Source: Tommy's pinout Collection by Tommy Johnson

CM-8/CoCo RGB Connector



CM-8/CoCo RGB

Availble on the Tandy/Radio Shack Color Computer (CoCo).

+----+ | 1 3 5 7 9 | | 2 4 8 10| +----+

UPONTED (At the CoCo) UNKNOWN CONNECTOR at the CoCo.

- Name Description Pin 1 GND Ground 2 GND Ground 3 R Red 4 G Green 5 В Blue KEY 6 No Pin 7 AUDI Audio Ο 8 HSYN Horizontal Sync С VSYN Vertical Sync 9 С
- 10 n/c No Connection

Contributor: <u>Joakim Ögren</u>

Source: Tandy Color Computer FAQ at Video Game Advantage's homepage

This is the URL for the WWW page: http://www.io.com/~vga2000/faqs/coco.faq Open this address in your WWW browser. This is the URL for the WWW page: http://www.io.com/~vga2000/

Open this address in your WWW browser.

AT&T 53D410 Connector



AT&T 53D410

25 PIN D-SUB ??? at the computer.

201		
Pin	Name	Description
1	?	?
1 2	VSYN	Vertical Sync
	С	
3	HSYN	Horizontal
	С	Sync
4	?	Sync ?
5	VIDE	Video
	0	
6	?	?
6 7	?	?
8	?	? ? ? ? ? ?
9	?	?
10	?	?
11	?	?
12	?	?
13	HSYN C ? VIDE O ? ? ? ? ? ? ? ? ? ? GND	Ground
14	GND	Ground
15	GND	Ground
16	?	?
17	?	?
18	?	?
19	?	?
20	?	?
21	?	?
22	?	?
23	?	?
24	?	?
25	GND ? ? ? ? ? ? ? ? ? ? ? ?	Ground ? ? ? ? ? ? ? ? ? ? ? ? ?
0		Lin Örner

Contributor: Joakim Ögren

Source: Tommy's pinout Collection by Tommy Johnson



AT&T 6300 Taxan Monitor

(At the Monitor)

8 PIN DIN (DIN45326) FEMALE at the Monitor.

Pin	Name	Description	
1	TEXT	Special TEXT signal (??)	
2	R	Red	
3	G	Green	
4	В	Blue	
5	I	Intensity	
6	GND	Signal Ground	
7	HSYNC/	Horizontal or Composite Sync	
	CSYNC		
8	VSYNC	Vertical Sync	
Contributor: <u>Joakim Ögren</u>			
Source: <u>Tommy's pinout Collection</u> by <u>Tommy Johnson</u>			

AT&T PC6300 Connector



AT&T PC6300

(At the computer) 25 PIN D-SUB ??? at the computer. Pin Name Description 1 HSYNC Horizontal Sync 2 ID0 Monitor ID 0 3 VSYNC Vertical Sync 4 R Red 5 G Green 6 В Blue 8 n/c Not connected 9 n/c Not connected 10 ID1 Monitor ID 1 11 MODE0 Mode 0 12 Not connected n/c 13 / Degauss DEGAUS S 14 GND Ground 15 GND Ground 16 GND Ground 17 GND Ground 18 GND Ground 19 GND Ground 20 GND Ground 21 GND Ground 22 n/c Not connected 23 Not connected n/c 24 +15V +15 VDC 25 +15V +15 VDC

Monochrome monitor: ID0 and ID1 are open Color monitor: ID0 is 0, and ID1 is 1, probably 5V, not 15V

Contributor: Joakim Ögren

Source: Tommy's pinout Collection by Tommy Johnson

Vic 20 Video Connector

UPDATED UPDATED UPDATED

Vic 20 Video

4 2 5 1 0 0 3

(At the computer)

5 2 4 3 (°°°) 1

(At the cable) 5 PIN DIN 180° (DIN41524) FEMALE at the Computer. 5 PIN DIN 180° (DIN41524) MALE at the Cable. Pin Nam Dir Description е ¹⁰⁰⁶ +6 VDC (10 mA max) 1 +6V Cround 2 GND UPDA Audio 3 AUDI 0 Video Low (Unconnected ?) VLO 4 W

5 VHIG ^{WOR} Video High H

Note: Direction is Computer relative Monitor.

Contributor: Joakim Ögren

Source: CBM Memorial Page Pinouts

C64 Audio/Video Connector



C64 Audio/Video

(At the computer)



(At the cable) 5 PIN DIN 180° (DIN41524) FEMALE at the Computer. 5 PIN DIN 180° (DIN41524) MALE at the Cable. Pin Nam Dir Description е Luminance 1 LUM Cround 2 GND Audio Out 3 AOU Т Video Out 4 VOU Т Prese Audio In AIN 5 Note: Direction is Computer relative Monitor.

Contributor: <u>Joakim Ögren</u>

Source: ?

C65 Video Connector



C65 Video

Availble on the Commodore C65 computer. (At the Computer) 9 PIN D-SUB MALE at the Computer. Pin Name Dir Description UPDATED Ground 1 GND 2 ? ? UPDATED Red 3 R UPDATED Green 4 G UPDATED Blue 5 В 6 ? ? Composite Sync 7 CSYN С UPDATED Horizontal Sync HSYN 8 С **UPDATED** Vertical Sync 9 VSYN С Note: Direction is Computer relative Monitor.

Contributor: Joakim Ögren

Source: CBM Memorial Page Pinouts

C128 RGBI Connector



C128 RGBI

(At the Computer) 9 PIN D-SUB FEMALE at the Computer. Pin Name Dir Description Ground 1 GND Cround 2 GND PDF Red 3 R UPDA Green 4 G PDF Blue 5 В Intensity 6 1 Composite Video 7 VIDE 0 Horizontal Sync 8 HSYN С Vertical Sync 9 VSYN С

Note: Direction is Computer relative Monitor.

Contributor: Joakim Ögren

Source: Usenet posting in comp.sys.cbm, <u>C128 screen cables</u> by <u>Marko Makela</u> Please send any comments to <u>Joakim Ögren</u>. This the e-mail address: msmakela@cc.helsinki.fi

Choose this address in your e-mail reader.

C128/C64C Video Connector



C128/C64C Video

Seems to be available on the C128 and the C64C (white colour). Compatible with cables for the 5 pin D-SUB on C64's.

(At the Computer)

8 PIN DIN (DIN45326) FEMALE at the Computer.

- Nam Dir Description Pin
- е 1 LUM Luminance (monochrome video)
- Ground 2 GND
- Audio out 3 AOU
- Т
- Composite Video out 4 VOU
- Т 5
- Audio in (into the SID chip) AIN
- 6 n/c Not connected -
- 7 n/c Not connected _
- Chroma 8 С

Note: Direction is Computer relative Monitor.

Contributor: Joakim Ögren

Source: CBM Memorial Page Pinouts



C16/C116/+4 Audio/Video

Availble on Commodore C16/C116/+4 computers.

(At the Computer)

8 PIN DIN (DIN45326) FÉMALE at the Computer.

Pin Name Dir Description

Luminance (monochrome video) LUM 1 Ground 2 GND Audio out 3 AOUT 4 VOUT Composite Video out 5 Audio in (into the SID chip) AIN 6 COLO -Color? R 7 n/c Not connected UPDA +5 VDC 8 +5VD С

Note: Direction is Computer relative Monitor.

Contributor: Joakim Ögren, Arwin Vosselman

Sources: <u>CBM Memorial Page Pinouts</u> Sources: SAMS Computerfacts CC8 Commodore 16.

CBM 1902A Connector



CBM 1902A

Availble on the Commodore CBM 1902A monitor.

Not connected

(At the Monitor)

6 PIN DIN FEMALE at the Monitor.

Pin Nam Dir Description

е 1 n/c AUDI **UPDE** Audio 2

Ο

-

- Cround 3 GND
- Chroma 4 С
- 5 Not connected n/c _
- Luminance 6 L

Note: Direction is Monitor relative Computer.

Contributor: Joakim Ögren

Source: comp.sys.cbm General FAQ v3.1 Part 7

This is the URL for the WWW page:

http://www.lib.ox.ac.uk/internet/news/faq/archive/cbm-main-faq.3.1.p7.html Open this address in your WWW browser.



Spectravideo SVI318/328 Audio/Video



(At the computer)

5 PIN DIN 180° (DIN41524) FEMALE at the computer.

Pin Name Description

- 1 +5v Power
- 2 GND System ground
- 3 AUDI Audio out
- O 4 VIDE Composite Video out
- 0
- 5 RF RF Video out VID

Contributer: Rob Gill


Source: Spectravideo SVI 328 mk II User Manual Please send any comments to <u>Joakim Ögren</u>.

PC Gameport Connector

UPDATED UPDATED UPDATED

PC Gameport

(At the computer)



¹⁵ (At the joystick cable)

15 PIN D-SUB FEMALE at the computer.

15 PIN D-SUB MALE at the joystick cable.

Pin	Nam	Dir	Description
	е		
1	+5V	UPDA	+5 VDC
2	/B1	UPDA	Button 1
3	X1	UPDA	Joystick 1 - X
4	GND	UPDA	Ground
5	GND		Ground
6	Y1	UPDA	Joystick 1 - Y
7	/B2	UPDA	Button 2
8	+5V	UPDA	+5 VDC
9	+5V	UPDA	+5 VDC
10	/B4	UPDA	Button 4
11	X2	UPDA	Joystick 2 - X
12	GND	UPDA	Ground
13	Y2	UPDA	Joystick 2 - Y
14	/B3	UPDA	Button 3
15	+5V	UPDA	+5 VDC
			• • • • •

Note: Direction is Computer relative Joystick. Note: Use 100kohm resistor.

Contributor: Joakim Ögren

Source: ?



PC Gameport+MIDI

Some soundcards have some MIDI signals included in their Gameport. Ground and VCC has been used for this.

(At the computer)

1 8 00000000 0000000				
9	15	(At the joystick cable)		
15 P	IN D-SUB	FEMALE at the computer.		
		MALE at the joystick cable.		
Pin	Name	Dir Description		
1	+5V	HERE +5 VDC		
2	/B1	Pref Button 1		
3	X1	💴 Joystick 1 - X		
4	GND	Ground Ground		
5	GND	💴 Ground		
6	Y1	💴 Joystick 1 - Y		
7	/B2	Button 2		
8	+5V	UPDA +5 VDC		
9	+5V	UPDA +5 VDC		
10	/B4	Provide A Section 4		
11	X2	💴 Joystick 2 - X		
12	MIDITX	💴 MIDI Transmit		
	D			
13	Y2	Joystick 2 - Y		
14	/B3	Button 3		
15	MIDIRX	MIDI Receive		
	D			
		_		

Note: Direction is Computer relative Joystick. Note: Use 100kohm resistor.

Contributor: Joakim Ögren

Source: ?

Amiga Mouse/Joy Connector

UPDATED UPDATED UPDATED

Amiga Mouse/Joy

(At the computer)

9 PIN D-SUB MALE at the computer. 9 PIN D-SUB FEMALE at the mouse/joy cable.

Pin	Mouse/Trackball	Lightpen	Digital Joystick	Paddle	Dir Comment
1	V-pulse	n/c	/FORWARD	BUTTON 3	JUPDA
2	H-pulse	n/c	/BACK	n/c	UPDA
3	VQ-pulse	n/c	/LEFT	BUTTON 1	UPDA
4	HQ-pulse	n/c	/RIGHT	BUTTON 2	UPDA
5	BUTTON 3(M)	Penpress	n/c	PotX	UPDA
6	BUTTON 1(L)	/ Beamtrigger	/BUTTON 1	n/c	UPDA
7	+5V	+5V	+5V	+5V	50 mA max
8	GND	GND	GND	GND	UPDA
9	BUTTON 2(R)	BUTTON 2	BUTTON 2	PotY	UPDA

Note: Direction is Computer relative Device. Note: Pot is a linear 470 kOhm (±10 %)

Contributor: Joakim Ögren

Source: Amiga 4000 User's Guide from Commodore

C64 Control Port Connector



C64 Control Port

(At the computer)

9 PIN D-SUB MALE at the computer. 9 PIN D-SUB FEMALE at the joystick cable.

Control Port 1

Pin	Name	Dir Comment
1	JOYA0	UPDA
2	JOYA1	UPDA
3	JOYA2	UPDA
4	JOYA4	UPDA
5	POT AY	UPDA
6	BUTTON A/LP	UPDA
7	+5V	💴 50 mA max
8	GND	UPDA
9	POT AX	UPDA

Control Port 2

Pin	Name	Dir Comment
1	JOYB0	UPDA
2	JOYB1	UPDA
3	JOYB2	UPDA
4	JOYB4	UPDA
5	POT BY	UPDA
6	BUTTON	UPDA
	В	
7	+5V	💴 50 mA max
8	GND	UPDA
9	POT BX	UPDA

Note: Direction is Computer relative Device. Note: Pot is a linear 470 kOhm (±10 %)

Contributor: Joakim Ögren, Arwin Vosselman

Sources: Amiga 4000 User's Guide from Commodore Sources: Commodore 64 Programmer's Reference Guide



C16/C116/+4 Joystick

Availble on the Commodore C16, C116 and +4 computers.

8 PIN MINI-DIN FEMALE at the computer.

Joystick 1

Pin	Name	Dir Comment
1	JOYA0	UPDA
2	JOYA1	UPDA
3	JOYA2	UPDA
4	JOYA3	UPDA
5	+5VDC	UPDA
6	BUTTON A	?
7	GND	UPDA
0		2 la connect

8 COMMON A? ? Is connected to DATA2 thru a buffer.

Joystick 2

Pin	Name	Dir Comment
1	JOYB0	UPDA
2	JOYB1	UPDA
3	JOYB2	UPDA
4	JOYB3	UPDA
5	+5VDC	UPDA
6	BUTTON B	?
7	GND	UPDA

8 COMMON B?? Is connected to DATA1 thru a buffer.

Note: Direction is Computer relative Device.

Contributor: Joakim Ögren, Arwin Vosselman

Source: SAMS Computerfacts CC8 Commodore 16.

MSX Joystick Connector

UPDATED UPDATED UPDATED

MSX Joystick

(At the computer)

9 PIN D-SUB MALE at the computer. 9 PIN D-SUB FEMALE at the joystick cable. 9 PIN D-SUB FEMALE at the joystick cable.

FIII	iname	Dir Description
1	/	Forward
	FORWARD	
2	/BACK	Performance Backward
3	/LEFT	^{uppA} Left
4	/RIGHT	Right
5	+5V	¹⁰⁰⁶ +5 VDC (50mA max)
6	/TRG1	^{VPDR} Trigger A / Output 1
7	/TRG2	^{Jeen} Triager A / Output 1
8	OUTPUT	UPPA Output 3
9	GND	💴 Signal Ground

Note: Direction is Computer relative Joystick.

Warning: Pin 5 is +5V on MSX and Mouse Button 2 on Amiga. Since Amiga mousebutton is active low, connecting an Amiga mouse to a MSX and pressing mousebutton 2 will shortcut the supply voltage.

Contributor: Joakim Ögren

Source: Mayer's SV738 X'press I/O map



SGI Mouse (Model 021-0004-002)

9 PIN D-SUB ??? at the Computer. **Pin Nam Dir Description**

ГШ	main	ווע	Description
	е		
1	+5V	UPDA	10 100
2	-5V	UPDA	-5 VDC
3	n/c	-	Not connected
4	n/c	-	Not connected
5	MTX	UPDA	Data
	D		
6	n/c	-	Not connected
7	n/c	-	Not connected
8	n/c	-	Not connected
9	GND	UPDA	Ground
Note:	Directi	on is	Computer relative Mouse.

Contributor: Joakim Ögren

Source: Tommy's pinout Collection by Tommy Johnson

Macintosh Mouse Connector



Macintosh Mouse

Availble on Macintosh Mac Plus and earlier.

(At the computer)

(At the mouse cable)

9 PIN D-SUB FEMALE at the computer.

9 PIN D-SUB MALE at the mouse cable.

Pin Nam Dir Description

- е
- 1 CGN ^{JPDR} Chassis ground
- D 2 +5V ¹⁰⁰⁶ +5 VDC
- 3 CGN **UPPF** Chassis ground
- D
- 4 X2 Horizontal movement line (connected to VIA PB4 line)
- 5 X1 ^{JPPF} Horizontal movement line (connected to SCC DCDA-line)
- 6 n/c Not connected
- 7 SW- When Mouse button line (connected to VIA PB3)
- 8 Y2 Vertical movement line (connected to VIA PB5 line)
- 9 Y1 Vertical movement line (connected to SCC DCDB-line)

Note: Direction is Computer relative Mouse.

Contributor: Ben Harris

Source: Apple Tech Info Library, Article ID: TECHINFO-0001424 Please send any comments to <u>Joakim Ögren</u>.

Atari Mouse/Joy Connector



Atari Mouse/Joy

(At the computer)

9 PIN D-SUB MALE at the computer. 9 PIN D-SUB FEMALE at the mouse/joy cable.				
Pin	Mouse		Dir Comment	
1	ХВ	k UP	UPDA	
2	ХА	DOWN	UPDA	
3	YA	LEFT	UPDA	
4	YB	RIGHT	UPDA	
5	n/c	n/c	-	
6	LEFTBUTTON	FIRE	UPDA	
7	+5V	+5V	UPDA	
8	GND	GND	UPDA	
9	RIGHTBUTTO N	res	<u>UPDA</u>	

Note: Direction is Computer relative Device.

Contributor: Joakim Ögren, Steve & Sally Blair

Source: ?



Atari Enhanced Joystick

Can be found at Atari Falcon, Jaguar & STe. (At the computer) UNKNOWN CONNECTOR at the computer. Pin Name Description 1 Up 0 UP0 2 DOWN0 Down 0 3 LEFT0 Left 0 4 **RIGHT0** Right 0 5 PAD0Y Paddle 0 Y 6 FIRE0/LIGHT Fire 0/Lightgun GUN 7 VCC +5 VDC 8 n/c Not connected 9 GND Ground 10 FIRE2 Fire 2 11 UP2 Up 2 12 DOWN2 Down 2 13 LEFT2 Left 2 14 RIGHT2 Right 2 15 PAD0X Paddle 0 X

Contributor: Joakim Ögren

Source: Do-It-Yourself Atari Jaguar Controller by Andrew Hague

This is the URL for the WWW page: http://dcpu1.cs.york.ac.uk:6666/~andrew/atari/DIYjoypad.txt Open this address in your WWW browser. This the e-mail address: andrew@minster.york.ac.uk

Choose this address in your e-mail reader.

Atari 2600 Joystick Connector

UPDATED UPDATED UPDATED

Atari 2600 Joystick

(At the Atari)

9 PIN D-SUB MALE at the Atari. 9 PIN D-SUB FEMALE at the joystick cable. 9 PIN D-SUB FEMALE at the joystick cable. Pin Colo Dir Description

- **r** 1 WHT 🚧 Up
- 2 BLU ^{UPDH} Down
- 3 GRN ^{UPDF} Left
- 4 BRN UPPE Right
- 5 n/c Not connected
- 6 ORG **UPPH** Button
- 7 n/c Not connected
- 8 BLK VPDF Ground(-)
- 9 n/c Not connected

Note: Direction is Computer relative Joystick. Note: Connect Direction/Button to Ground for action.

Contributor: Joakim Ögren

Source: Classic Atari 2600/5200/7800 Game Systems FAQ, Pinout by Greg Alt

This is the URL for the WWW page: http://www.dhp.com/~sloppy/files/classic/atari/atari.faq Open this address in your WWW browser. This the e-mail address: galt@cs.utah.edu

Choose this address in your e-mail reader.

UPDATED
UPDATED
UPDATED

Atari 6200 Joystick

(At the Atari)

UNKNOWN CONNECTOR at the Atari.

Pin Description

- 1 Keypad -- right column
- 2 Keypad -- middle column
- 3 Keypad -- left column
- 4 Start, Pause, and Reset common
- 5 Keypad -- third row and Reset
- 6 Keypad -- second row and Pause
- 7 Keypad -- top row and Start
- 8 Keypad -- bottom row
- 9 Pot common
- 10 Horizontal pot (POT0, 2, 4, 6)
- 11 Vertical pot (POT1, 3, 5, 7)
- 12 5 volts DC
- 13 Bottom side buttons (TRIG0, 1, 2, 3)
- 14 Top side buttons
- 15 0 volts -- ground
- Contributor: Joakim Ögren

Source: Classic Atari 2600/5200/7800 Game Systems FAQ

Atari 7800 Joystick Connector



Atari 7800 Joystick

(At the Atari)

9 PIN D-SUB MALE at the Atari.

9 PIN D-SUB FEMALE at the joystick cable.

- Pin Colo Dir Description
- r 1 WHT ^{wee} Up
- 2 BLU ^{UPDA} Down
- 3 GRN VPM Left
- 4 BRN ^{UP04} Right
- 5 RED ^{UPDH} Button (R)ight (-)
- 6 ORG ? Both buttons (+)
- 7 n/c Not connected
- 8 BLK UPDA Ground(-)
- 9 YLW ^{UPDF} Button (L)eft (-)

Note: Direction is Computer relative Joystick.

Note: Connect Direction and Button(L/R) to Ground for action. And Both Button to Button L and Button R for action.

Contributor: Joakim Ögren

Source: Classic Atari 2600/5200/7800 Game Systems FAQ

Amstrad Digital Joystick Connector



Amstrad Digital Joystick

Availble at the Amstrad CPC6128 and CPC6128 Plus.

(At the Computer)

9 PIN D-SUB FEMALE at the Joystick cable.

Digital Joystick 1

Ŭ			
Pin	Name	Dir Description	
1	UP	Up .	
2	DOW	Down	
	Ν		
3	LEFT	Left	
4	RIGH	Right	
	Т		
5	n/c	- Not connected	
6	FIRE	Fire button 2	
	2		
7	FIRE	Fire button 1	
	1		
8	GND	Cround Ground	
9	GND	Ground	
9 Dia		Ground	
		oystick 2	
	jital J	oystick 2	
Dig Pin	jital J	oystick 2	
Dig Pin 1	ital J Name UP	Oystick 2 Dir Description	
Dig Pin	j ital J _{Name}	oystick 2	
Dig Pin 1 2	Name UP DOW N	Dir Description Up Up Down	
Dig Pin 1 2	Name UP DOW N LEFT	Oystick 2 Dir Description UPDE Up UPDE Down	
Dig Pin 1	Name UP DOW N	Dir Description Up Up Down	
Dig Pin 1 2 3 4	Jital J Name UP DOW N LEFT RIGH	Oystick 2 Dir Description UPDE Up UPDE Down	
Dig Pin 1 2	Jital J Name UP DOW N LEFT RIGH T n/c	oystick 2 Dir Description Up UPDH Up Down Left UPDH Left Right	
Dig Pin 1 2 3 4 5	Name UP DOW N LEFT RIGH T	Oystick 2 Dir Description UPDH Up UPDH Down	
Dig Pin 1 2 3 4 5	Jital J Name UP DOW N LEFT RIGH T n/c FIRE	oystick 2 Dir Description Up UPDH Up Down Left UPDH Left Right	

1 8 GND ^{Jung} Ground

9 n/c - Not connected

Note: Direction is Computer relative Joystick.

Contributor: Joakim Ögren, Colin Gaunt, Agnello Guarracino

Source: Amstrad 6128 Plus Home Computer Manual Source: Amstrad CPC6128 User Instructions Manual

NeoGeo Joystick Connector



NeoGeo Joystick

Availble on the NeoGeo videogame.

(At the Computer) 14 PIN CANNON (2 ROWS) ?? at the Computer. Could anyone please tell me what kind of connector it has. Pin Name **Dir Description** Ground 1 GND 2 n/c Not connected -3 SELECT ¹⁰⁰⁰ Select Button BUTTON **WPP** "D" Button 4 D **UPDA** "B" Button 5 BUTTON В Right 6 RIGHT 7 Down DOWN 8 Not connected n/c -BUTTON **UPDR** "D" Button, again? 9 D 10 n/c Not connected Start Button 11 START 12 **PPPR** "C" Button BUTTON С IF TAT Button 13 BUTTON А 14 LEFT Left UPDA Up 15 UP Note: Direction is Computer relative Joystick.

Contributor: <u>Joakim Ögren</u>, <u>Enzo</u>

Source: ?

Keyboard (5 PC) Connector

UPDATED
UPDATED
UPDATED

Keyboard (5 PC)

(At the computer)

5 PIN DIN 180° (DIN41524) FEMALE at the computer.

Pin	Name	Description	Technical			
1	CLOC	Clock	CLK/CTS, Open-collector			
	K					
2	DATA	Data	RxD/TxD/RTS, Open-collector			
3	n/c	Not connected	Reset on some very old keyboards.			
4	GND	Ground				
5	VCC	+5 VDC				
Contributor: <u>Joakim Ögren</u>						

Source: ?

Keyboard (6 PC) Connector



Keyboard (6 PC)

6
9
6
9
1
6
6
6
9
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1<

3 GND UPDA Gnd

4 VCC Power , +5 VDC

- 5 CLK UPPA Clock
- 6 n/c Not connected

Note: Direction is Computer relative Keyboard.

Contributor: Joakim Ögren, Gilles Ries

Source: ?

This the e-mail address: gries@glo.be

Choose this address in your e-mail reader.

Keyboard (XT) Connector

UPDATED
UPDATED
UPDATED

Keyboard (XT)

(At the computer) 5 PIN DIN 180° (DIN41524) FEMALE at the computer. Pin Name Description Technical 1 CLK Clock CLK/CTS, Open-collector 2 DATA RxD, Open-collector Data 3 1 Reset RESE Т 4 GND Ground 5 VCC +5 VDC Contributor: Joakim Ögren Source: ? Please send any comments to Joakim Ögren.

Keyboard (5 Amiga) Connector

UPDATED
UPDATED
UPDATED

Keyboard (5 Amiga)

(At the computer)

5 PIN DIN 180° (DIN41524) FEMALE (A1000/A2000/A3000) at the computer.

Pin A1000 A2000/A3000

- 1 +5 KCLK
- Volts
- 2 CLOCK KDAT
- 3 DATA n/c
- 4 GND GND
- 5 +5 Volts

Contributor: Joakim Ögren

Source: ?



Keyboard (6 Amiga)

⁶ 4 (℃●) 3 2001 (At the computer) 6 PIN MINI-DIN FEMALE (PS/2 STYLE) (A4000/CD32/CDTV) at the computer. Name Dir Description Pin /DATA UPDA Data 1 2 n/c -Not connected GND ^{UPDA} Ground 3 4 CLOC UPDA Clock 5 Κ 6 n/c Not connected _ Note: Direction is Computer relative Keyboard.

Contributor: Joakim Ögren, Dirk Duesterberg

Source: Amiga 4000 User's Guide from Commodore

This the e-mail address:

duesterb@unixserv.rz.fh-hannover.de

Choose this address in your e-mail reader.



Keyboard (Amiga CD32)

The Amiga CD32 keyboard connector also includdes a serialport.

$ \overset{6}{\underbrace{(\overset{\bullet}{\bullet}\overset{\bullet}{\bullet})}_{2}^{5}} $ (At the computer)						
6 PII	N IVIIINI-D	IN FEMALE (PS/2 STYLE) at the computer.				
Pin	Name	Dir Description				
1	/DATA	UPDA Data				
2	/TxD	Interpretation of the second secon				
3	GND	UPDA Ground				
4	+5V	+5 Volts DC (100 mA max)				
5	CLOC	UPDA Clock				
	K					
		-Added				

6 /RxD **Prof** Receive Data (0-5V and reversed)

Note: Direction is Computer relative Keyboard.

Contributor: Joakim Ögren, Dirk Duesterberg

Source: CD32 keyboard port info, usenet posting by Klaus Hegemann.

This the e-mail address:

Klaus_Hegemann@punk.fido.de

Choose this address in your e-mail reader.

Macintosh Keyboard Connector



Macintosh Keyboard

Availble on Macintosh Mac Plus and earlier.

(At the Computer)

RJ11 FEMALE CONNECTOR at the Computer. RJ11 MALE CONNECTOR at the Keyboard.

- Pin Nam Dir Description
- 1 CGN ^{UPDA} Chassis ground
- D

е

2 KBD1 ? Keyboard clock

- 3 KBD2 ? Keyboard data
- 4 +5V ^{UPDA} +5 VDC

Note: Direction is Computer relative Keyboard.

Contributor: Ben Harris

Source: Apple Tech Info Library, Article ID: TECHINFO-0001424 Please send any comments to <u>Joakim Ögren</u>.



AT&T 6300 Keyboard

9 PIN D-SUB ??? at the Computer.

Pin Name Description

- 1 DATA Data 2 CLOC Clock Κ 3 GND Ground 4 GND Ground 5 +12V +12 VDC
- 6 n/c Not connected
- 7 n/c Not connected
- 8 n/c Not connected
- 9 n/c Not connected

Contributor: Joakim Ögren

Source: Tommy's pinout Collection by Tommy Johnson

Internal Diskdrive Connector



Internal Diskdrive

_ 2								34
1								33

(At the computer & diskdrives)

34 PIN IDC MALE at the computer & diskdrives.

Pin	Name	Dir	Description
2	/REDWC	UPDATED	Density Select
4	n/c		Reserved
6	n/c		Reserved
8	/INDEX	UPDATED	Index
10	/MOTEA		Motor Enable A
12	/DRVSB		Drive Sel B
14	/DRVSA		Drive Sel A
16	/MOTEB		Motor Enable B
18	/DIR	UPDATED	Direction
20	/STEP	UPDATED	Step
22	/WDATE		Write Data
24	/WGATE	UPDATED	Floppy Write Enable
26	/TRK00	UPDATED	Track 0
28	/WPT		Write Protect
30	/RDATA		Read Data
32	/SIDE1	UPDATED	Head Select
34	/	UPDATED	Disk Change
	DOKOLIO		•

DSKCHG

Note: Direction is Computer relative Diskdrive. Note: All odd pins are GND, Ground.

Note: Can be an Edge-connector on old PC's.

Contributor: Joakim Ögren

Source: ?

UPDATED
UPDATED
UPDATED

8" Floppy Diskdrive

(At the computer)

50 PIN EDGE or IDC at the computer??.

Pin	Name	Dir Description
2	/	
2		Reduced Write Current
	REDWC	
4	n/c	- Reserved
6	n/c	- Reserved
8	n/c	- Reserved
10	/FD2S	Disk is two sided
12	/DCG	Disk has been changed/door open
14	/SIDE	VPDF Side select
16	/DLOCK	Ppp Door lock
18	/HLD	Peed load
20	/INDEX	^{uppe} Index Pulse
22	/READY	
24	n/c	- Not connected
26	/SEL1	Select Drive 1
28	/SEL2	VPDF Select Drive 2
30	/SEL3	UPDF Select Drive 3
32	/SEL4	VPDF Select Drive 4
34	/DIR	UPDR Direction
36	/STEP	UPDH Step
38	/WDAT	Write data
40	/WGAT	Write gate
42	/TR00	VPP Track 00 (Zero)
44	/	Write protect
	WPROT	F
46	/RDATA	Prof Read data
48	n/c	- Not connected
50	n/c	- Not connected
	_ //	

Note: Direction is Computer relative Diskdrive. Note: All odd pins are GND, Ground.

Contributor: Joakim Ögren, Dennis Painter

Source: ?

This the e-mail address:

dwp@rocketmail.com

Choose this address in your e-mail reader.

UPDATED UPDATED UPDATED

Amiga External Diskdrive

0000000000								
23	(At the Aniga)							
23 PI Pin	N D-SUE Name		MALE at the Amiga.					
F III 1	/RDY		Description Disk Ready					
2	/DKRD	UPDA	-					
3	GND	UPDA						
4	GND	UPDA						
5	GND	UPDA	Ground					
6	GND	UPDA	Ground					
7	GND	UPDA	Ground					
8	/	0	Disk Motor Control					
	MTRX	С						
0	D	~						
9	/SEL2	O C	Select Drive 2					
10	/DRES	0	Disk Reset					
10	IDINEO	c	DISK Neset					
11	/CHNG		Disk Removed From Drive-Latched Low					
12	+5V		+5 Volts DC (250 mA max)					
13	/SIDE	UPDA						
14	/	UPDA						
	WPRO							
15	/TKO	UPDA	Drive Head position over Track 0					
16	/DKWE	0	Disk Write Enable					
		С						
17	/DKWD	0	Disk Write Data					
10		C	Stan the Head Dulas First low then high					
18	/STEP	0 C	Step the Head-Pulse, First low, then high					
19	DIR	0	Select Head Direction (0=Inner, 1=Outer)					
10	DIX	C						
20	/SEL3	Õ	Select Drive 3					
-		0 C 0						
21	/SEL1		Select Drive 1					
		С						
22	/INDEX	-	Disk Index Pulse					
00	14017							
23	+12V		+12 Volts DC (160 mA max, 540 mA surge					

Note: Direction is Computer relative Diskdrive. Contributor: <u>Joakim Ögren</u> Source: Amiga 4000 User's Guide from Commodore Please send any comments to Joakim Ögren.

MSX External Diskdrive Connector



MSX External Diskdrive

_

(At the Computer)

25 P	25 PIN D-SUB FEMALE at the Computer.						
Pin	Name	Dir Description					
1	+12V	UPDH +12 VDC					
2	+5V	VPDF +5 VDC					
3	+5V	VPDF +5 VDC					
4	/INDEX	Sector hole passed sensor.					
5	/DSEL1	UPDE Drive Select 1					
6	DIR	Direction (0=In, 1=Dir)					
7	/STEP	Moves head 1 step in DIR direction.					
8	WRITEDATA	Write Data					
9	/WRITEGATE	Write Gate					
10	/TRACK00	Head is over Track 00 (outermost track)					
11	/	Write protected disk (0=Write protected)					
	WRITEPROTECT						
12	READDATA	Data read from diskette.					
13	/SIDESELECT	Side Select (0=Side 1, 1=Side 0)					
14	+12V	412 VDC					
15	+12V	400 +12 VDC					
16	+5V	VPDF +5 VDC					
17	/DSEL1	Select Drive 0					
18	/MOTOR	Wefe Motor On					
19	READY	Ppp Ready					
20	GND	Upper Ground					
21	GND	UPP Ground					
22	GND	We Ground					
23	GND	Upper Ground					
24	GND	Cround Ground					
25	GND	Cround Ground					

Note: Direction is Computer relative Diskdrive.

Contributor: Joakim Ögren

Source: Mayer's SV738 X'press I/O map



Amstrad CPC6128 Diskdrive 2

(At the computer)

34 PIN MALE EDGE at the computer.

Pin Name

- 1 READY
- 2 GND
- 3 SIDE 1 SELECT
- 4 GND
- 5 READ DATA
- 6 GND
- 7 WRITE PROTECT
- 8 GND
- 9 TRACK 0
- 10 GND
- 11 WRITE GATE
- 12 GND
- 13 WRITE DATA
- 14 GND
- 15 STEP
- 16 GND
- 17 DIRECTION SELECT
- 18 GND
- 19 MOTOR ON
- 20 GND
- 21 n/c
- 22 GND
- 23 DRIVE SELECT 1
- 24 GND
- 25 n/c
- 26 GND
- 27 INDEX
- 28 GND
- 29 n/c
- 30 GND
- 31 n/c
- 32 GND
- 33 n/c
- 34 GND

Contributor: Joakim Ögren, Agnello Guarracino

Source: Amstrad CPC6128 User Instructions Manual

Amstrad CPC6128 Plus External Diskdrive Connector



Amstrad CPC6128 Plus External Diskdrive

36 PIN D-SUB MALE at the Computer.

Pin	Name	Dir	Description
1	n/c	-	Not connected
3	n/c	-	Not connected
5	n/c	-	Not connected
7	NINDEX	?	
9	n/c	-	Not connected
11	NDSEL1	?	
13	n/c	-	Not connected
15	NMOTO R	?	
17	NDSEL	?	
19	NSTEP	UPDATED	Step head
21	NWDAT A	UPDATED	Write Data
23	NWGAT E	UPDATED	Write Gate
25	NTK00	UPDATED	
27	NWRPT	UPDATED	Write Protect
29	NRDDT A	UPDATED	Read Data
31	NSIDE1	?	
33	NREAD Y	?	
35	n/c		Not connected

Note: Direction is Computer relative Diskdrive. Note: All even pins are GND, Ground.

Contributor: Joakim Ögren, Colin Gaunt

Source: Amstrad 6128 Plus Home Computer Manual



Macintosh External Drive

(At the Computer)

19 P		B FE	kdrive) MALE at the Computer. LE at the Diskdrive.		
Pin	Name		Description		
1	CGND		Chassis ground		
2	CGND	UPDA	Chassis ground		
3	CGND	UPDA	Chassis ground		
4	CGND	UPDA	Chassis ground		
5	-12V		-12 VDC		
6	+5V		+5 VDC		
7	+12V		+12 VDC		
8	+12V		+12 VDC		
9	n/c	_	Not connected		
10	PWM	?	Regulates speed of the drive		
11	CA0	?	Control line to send commands to the drive		
12	CA1	?	Control line to send commands to the drive		
13	CA2	?	Control line to send commands to the drive		
14	LSTR	?	Control line to send commands to the drive		
	В				
15	WrRe	?	Turns on the ability to write data to the drive		
	q-		ÿ		
16	•	?	Control line to send commands to the drive		
17	Enbl2-	?	Enables the Rd line (else Rd is tristated)		
18	Rd	UPDA	Data actually read from the drive		
19	Wr	UPDA	Data actually written to the drive		
Note	· Directio	on is i	Computer relative Diskdrive.		
	Contributor: Don Horrig				

Contributor: Ben Harris

Source: Apple Tech Info Library, Article ID: TECHINFO-0001424

Atari Floppy Port Connector



Atari Floppy Port

(At the Computer)

(At the Diskdrive)

14 PIN DIN FEMALE at the Computer.

14 PIN DIN MALE at the Diskdrive.

- Pin Name Description
- 1 RD Read Data
- 2 SIDE0 Side 0 Select
- 3 GND Ground
- 4 **INDEX** Index
- 5 SEL0 Drive 0 Select
- 6 SEL1 Drive 1 Select
- 7 GND Ground
- 8 MOTO Motor On R
- 9 DIR **Direction In**
- 10 STEP Step
- WD 11
- Write Data
- 12 WG Write Gate
- 13 TRK00 Track 00
- 14 WP Write Protect

Contributor: Joakim Ögren, Lawrence Wright, Steve & Sally Blair

Source: ?



-

SCSI Internal (Single-ended)

SCSI=Small Computer System Interface.

Based on an original design by Shugart Associates. SCSI was ratified in 1986.

_ 2	2	50					
1		49	(At the controller & harddisk)				
-	1	49					
Ľ	2	50					
			(At the cable.)				
		ALE at the controller & harddis	SK.				
		EMALE at the cable.					
Pin	Name	Dir Description					
2	DB0	Data Bus 0					
4	DB1	Data Bus 1					
6	DB2	Data Bus 2					
8	DB3	Data Bus 3					
10 12	DB4	Upper Data Bus 4					
12 14	DB5 DB6	VPDF Data Bus 5 VPDF Data Bus 6					
14	DB0 DB7	Data Bus 7					
18	PARIT	Data Bus 7 Data Parity (odd Parity)					
10	Y	Data Failty (Odd Failty)					
20	GND	upp Ground					
22	GND	Upp Ground					
24	GND	We Ground					
26	TMPW	Province Power					
	R						
28	GND	und Ground					
30	GND	UPDA Ground					
32	/ATN	Attention					
34	GND	uppe Ground					
36	/BSY	PPP Busy					
38	/ACK	Acknowledge					
40	/RST	PPPA Reset					
42	/MSG	WPDF Message					
44	/SEL	Select					
46	/C/D	Control/Data					
48	/REQ	Request					
50	/I/O	Input/Output					

Note: Direction is Device relative Bus (other Devices). All odd-numbered pins, except pin 25, are connected to ground. Pin 25 is left open. Contributor: <u>Joakim Ögren</u> Source: ?

SCSI Internal (Differential) Connector



SCSI Internal (Differential)

	2												50	
ſ														
	1												49	
	1												49	
[•					•]
	2												50	-

(at the controller & harddisk.)

(At the cable.)

50 PIN IDC MALE at the controller & harddisk.

50 PIN IDC FEMALE at the cabl	e.
-------------------------------	----

	50 PIN IDC FEMALE at the cable.				
Pin	Name	Dir Description			
01	GND	Ground			
02	GND	upper Ground			
03	+DB0	+Data Bus 0			
04	-DB0	-Data Bus 0			
05	+DB1	+Data Bus 1			
06	-DB1	-Data Bus 1			
07	+DB2	+Data Bus 2			
80	-DB2	-Data Bus 2			
09	+DB3	+Data Bus 3			
10	-DB3	-Data Bus 3			
11	+DB4	+Data Bus 4			
12	-DB4	-Data Bus 4			
13	+DB5	+Data Bus 5			
14	-DB5	-Data Bus 5			
15	+DB6	+Data Bus 6			
16	-DB6	-Data Bus 6			
17	+DB7	+Data Bus 7			
18	-DB7	-Data Bus Pariy7			
19	+DBP	+Data Bus Parity (odd Parity)			
20	-DBP	Data Bus Pariy (odd Parity)			
21	DIFFSEN	? ???			
	S				
22	GND	Cround			
23	res	- Reserved			
24	res	- Reserved			
25	TERMPW	Cermination Power			
	R				
26	TERMPW	Termination Power			
	R				

27	res	-	Reserved
28	res	-	Reserved
29	+ATN	UPDA	+Attention
30	-ATN	UPDA	-Attention
31	GND	UPDA	Ground
32	GND	UPDA	Ground
33	+BSY	UPDA	+Bus is busy
34	-BSY	UPDA	-Bus is busy
35	+ACK	UPDA	+Acknowledge
36	-ACK	UPDA	-Acknowledge
37	+RST	UPDA	+Reset
38	-RST	UPDA	-Reset
39	+MSG	UPDA	+Message
40	-MSG	UPDA	-Message
41	+SEL	UPDA	+Select
42	-SEL	UPDA	-Select
43	+C/D	UPDA	+Control or Data
44	-C/D	UPDA	-Control or Data
45	+REQ	UPDA	+Request
46	-REQ	UPDA	-Request
47	+I/O	UPDA	+In/Out
48	-I/O	UPDA	-In/Out
49	GND	UPDA	Ground
50	GND	UPDA	Ground
Mata	Dive etiens in	D	iaa walati ya Dwa (ath

Note: Direction is Device relative Bus (other Devices).

Contributor: Joakim Ögren, Karsten Wenke

Source: ?

SCSI External Centronics 50 (Single-ended) Connector

UPDATED UPDATED UPDATED

SCSI External Centronics 50 (Single-ended)

2	5	1
	10-0-0-0-0-0-0 10-0-0-0-0-0-0-0	
5	D	²⁶ (At the controller & devices)
1		25
2		
		⁵⁰ (At the cable) RONICS FEMALE at the controller & devices.
		RONICS MALE at the cable.
Pin	Name	Dir Description
1-25	GND	Wef Ground
26	DB0	Data Bus 0
27	DB1	Data Bus 1
28	DB2	VPDF Data Bus 2
29	DB3	Ppp Data Bus 3
30	DB4	UPDF Data Bus 4
31	DB5	Data Bus 5
32	DB6	Data Bus 6
33	DB7	Data Bus 7
34	PARIT	Data Parity (odd Parity)
05	Y	
35	GND	Clouid
36 37	GND	Clouid
37 38	GND TMPW	VPP Ground VPP Termination Power
30	R	
39	GND	Cround
40	GND	UPDF Ground
41	/ATN	Attention
42	n/c	- Not connected
43	/BSY	UPDA Busy
44	/ACK	Acknowledge
45	/RST	Prof. Reset
46	/MSG	
47	/SEL	
48 49	/C/D	VPP Control/Data
49 50	/REQ /I/O	Per Request Per Input/Output
50	///	inputOulput

Note: Direction is Device relative Bus (other Devices). Contributor: <u>Joakim Ögren</u> Source: ? Please send any comments to <u>Joakim Ögren</u>.



SCSI External Centronics 50 (Differential)

:	25	1
	000000000000000000000000000000000000000	
	50	²⁶ (At the controller & devices)
	1	25
<u> </u>		0000000000000
	26	⁵⁰ (At the cable)
		NICS FEMALE at the controller & devices.
		NICS MALE at the cable.
Pin 01	Name GND	Dir Description
02	+DB0	Por +Data Bus 0
02	+DB0 +DB1	Porta Bus 1
04	+DB2	Porta Bus 2
05	+DB3	Por +Data Bus 3
06	+DB4	VPDF +Data Bus 4
07	+DB5	Ppp +Data Bus 5
08	+DB6	Ppp +Data Bus 6
09	+DB7	Ppp +Data Bus 7
10	+DBP	PDF +Data Bus Parity (odd Parity)
11	DIFFSEN S	? ???
12	res	- Reserved
13	TERMPW R	Termination Power
14	res	- Reserved
15	+ATN	
16	GND	UPP Ground
17	+BSY +ACK	- Dus is busy
18 19	+ACK +RST	^{₩₽₽₽} +Acknowledge ₩₽₽₽ +Reset
20	+MSG	WPDA +Message
21	+SEL	PPA +Select
22	+C/D	+Control or Data
23	+REQ	Ppp +Request
24	+I/O	Ppp +In/Out
25	GND	Cround Ground
26	GND	Cround Ground

27 28 29 30 31 32 33 34	-DB0 -DB1 -DB2 -DB3 -DB4 -DB5 -DB6 -DB7	 UPDF -Data Bus 0 UPDF -Data Bus 1 UPDF -Data Bus 2 UPDF -Data Bus 3 UPDF -Data Bus 4 UPDF -Data Bus 5 UPDF -Data Bus 6 UPDF -Data Bus Pariy7
35	-DBP	-Data Bus Pariy (odd Parity)
36	GND	und Ground
37	res	- Reserved
38	TERMPW	Termination Power
	R	
39	res	- Reserved
40	-ATN	-Attention
41	GND	UPDA Ground
42	-BSY	-Bus is busy
43	-ACK	-Acknowledge
44	-RST	-Reset
45	-MSG	PDF -Message
46	-SEL	-Select
47	-C/D	-Control or Data
48	-REQ	-Request
49	-I/O	uppe -In/Out
50	GND	Ground
	<u> </u>	De las sulsti a Dis (sthese Dis las

Note: Direction is Device relative Bus (other Devices).

Contributor: Joakim Ögren, Karsten Wenke

Source: ?



SCSI-II External Hi D-Sub (Single-ended)

•••	••••	
2	5	
5)	²⁶ (At the controller & devices).
1		25
[] []		
2	3	⁵⁰ (To the cable).
50 PII	N HI-DEN	ISITY D-SUB FEMALE at the controller & devices.
		ISITY D-SUB MALE at the cable.
Pin	Name	Dir Description
1-25	GND	UPDA Ground
26	DB0	UPDA Data Bus 0
27	DB1	Data Bus 1
28	DB2	Data Bus 2
29	DB3	Data Bus 3
30	DB4	Data Bus 4
31	DB5	Data Bus 5
32	DB6	UPDA Data Bus 6
33	DB7	UPDA Data Bus 7
34	PARIT	Data Parity (odd Parity)
05	Y	VPM Ground
35	GND	Ground
36	GND	VPP Ground
37 38		VPP Ground VPP Termination Power
30	TMPW R	
39	GND	2004 Ground
40	GND	UPPH Ground
41	/ATN	Attention
42	n/c	- Not connected
43	/BSY	UPDA Busy
44	/ACK	Acknowledge
45	/RST	WPDH Reset
46	/MSG	Ween Message
47	/SEL	PPP Select
48	/C/D	Control/Data
49	/REQ	Prof Request
50	///	

50 /I/O ^{UPDR} Input/Output

Note: Direction is Device relative Bus (other Devices).

Contributor: Joakim Ögren

Source: ? Please send any comments to <u>Joakim Ögren</u>.



SCSI-II External Hi D-Sub (Differential)

	25 	¹ ²⁶ (At the controller & devices).					
	$ \begin{array}{c} 1 & 25 \\ \hline \\ 26 & 50 \end{array} $ (To the cable)						
50 P	IN HI-DENS	⁵⁰ (To the cable). ITY D-SUB FEMALE at the controller & devices. ITY D-SUB MALE at the cable.					
Pin	Name	Dir Description					
01	GND	UPDA Ground					
02	+DB0	PPF +Data Bus 0					
03	+DB1	PPPF +Data Bus 1					
04	+DB2	+Data Bus 2					
05	+DB3	Prove +Data Bus 3					
06	+DB4	Prove +Data Bus 4					
07	+DB5	PDA +Data Bus 5					
08	+DB6	+Data Bus 6					
09	+DB7	+Data Bus 7					
10	+DBP	+Data Bus Parity (odd Parity)					
11	DIFFSEN S	? ???					
12	res	- Reserved					
13	TERMPW R	Provide Termination Power					
14	res	- Reserved					
15	+ATN	UPDA +Attention					
16	GND	UPDE Ground					
17	+BSY	PPPF +Bus is busy					
18	+ACK	+Acknowledge					
19	+RST	PDF +Reset					
20	+MSG	Ppp +Message					
21	+SEL	+Select					
22	+C/D	+Control or Data					
23	+REQ	+Request					
24	+I/O	UPDA +In/Out					
25	GND	UPDA Ground					
26	GND	UPD Ground					
27	-DB0	Per -Data Bus 0					

28	-DB1	Ppp -Data Bus 1
29	-DB2	Ppr -Data Bus 2
30	-DB3	-Data Bus 3
31	-DB4	Ppp -Data Bus 4
32	-DB5	💴 -Data Bus 5
33	-DB6	-Data Bus 6
34	-DB7	-Data Bus Pariy7
35	-DBP	-Data Bus Pariy (odd Parity)
36	GND	💴 Ground
37	res	- Reserved
38	TERMPW	Termination Power
	R	
39	res	- Reserved
40	-ATN	-Attention
41	GND	Ground
42	-BSY	-Bus is busy
43	-ACK	-Acknowledge
44	-RST	-Reset
45	-MSG	-Message
46	-SEL	-Select
47	-C/D	-Control or Data
48	-REQ	-Request
49	-I/O	-In/Out
50	GND	Cround Ground
Mata	· Direction is	Davias relativo Rus (athor Davias

Note: Direction is Device relative Bus (other Devices).

Contributor: Joakim Ögren, Karsten Wenke

Source: ?

SCSI External D-Sub (Future Domain) Connector



SCSI External D-Sub (Future Domain)

Seems to be availble on some Future Domain SCSI-controllers only.

(At the controller)

UPDATED (At the cable)				
25 PIN D-SUB FEMALE at the controller.				
25 PIN D-SUB MALE at the cable.				
Pin		Dir Description		
1	GND	Ground Ground		
2	DB1	Prof Data Bus 1		
3	DB3	Data Bus 3		
4	DB5	UPOF Data Bus 5		
5	DB7	UPDE Data Bus 7		
6	GND	Ground Ground		
7	/SEL	VPDA Select		
8	GND	Cround Ground		
9	TMPW	Termination Power		
	R			
10	/RST	Reset		
11	C/D	Control/Data		
12	I/O	Input/Output		
13	GND	Ground Ground		
14	DB0	Data Bus 0		
15	DB2	💵 Data Bus 2		
16	DB4	💵 Data Bus 4		
17	DB6	UPDE Data Bus 6		
18	PARIT	💴 Data Parity		
	Y	,		
19	GND	upper Ground		
20	/ATN	Attention		
21	/MSG	WPDF Message		
22	/ACK	Acknowledge		
23	BSY	UPDF Busy		
24	/REQ	Request		
25	GND	und Ground		
Note [.]	Direction	is Device relative Bus (oth		

Note: Direction is Device relative Bus (other Devices).

Contributor: Joakim Ögren

Source: <u>TheRef TechTalk</u>

This is the URL for the WWW page:

http://theref.c3d.rl.af.mil

Open this address in your WWW browser.



SCSI External D-Sub (PC/Amiga/Mac)

(At the controller)

25 PIN D-SUB FEMALE at the controller.

25 PIN D-SUB MALE at the cable.

201		
Pin	Name	Dir Description
1	/REQ	Request
2	/MSG	WPDF Message
3	I/O	Provident (Net All Street All Str
4	/RST	PPP Reset
5	/ACK	Acknowledge
6	BSY	PPP Busy
7	GND	Ground
8	DB0	Ppp Data Bus 0
9	GND	Ground
10	DB3	Perf Data Bus 3
11	DB5	PDF Data Bus 5
12	DB6	Ppp Data Bus 6
13	DB7	💵 Data Bus 7
14	GND	Cround
15	C/D	Control/Data
16	GND	Ground
17	/ATN	Attention
18	GND	Cround
19	/SEL	VPDF Select
20	PARIT	Data Parity
	Y	-
21	DB1	Ppp Data Bus 1
22	DB2	💴 Data Bus 2
23	DB4	PDF Data Bus 4
24	GND	Cround
25	TMPW	Termination Power
	R	

Note: Direction is Device relative Bus (other Devices).

Contributor: Joakim Ögren

Source: ?



Novell and Procomp External SCSI

This interface is nowadays considered obsolete.

(At the controller)

37 PIN D-SUB FEMALE at the controller.		
Pin	Name	Dir Description
1	GND	Ground Ground
2	GND	Cround
3	GND	Cround Ground
4	GND	Ground
5	GND	💴 Ground
6	GND	Cround Ground
7	GND	Cround Ground
8	GND	Cround Ground
9	GND	Cround Ground
10	GND	Cround Ground
11	GND	Cround Ground
12	GND	Cround Ground
13	GND	UPPA Ground
14	GND	Cround Ground
15	GND	💴 Ground
16	GND	Cround Ground
17	GND	Cround Ground
18	GND	Cround Ground
19	TERMPW	Termination Power
	R	
20	/DB0	Data Bus 0
21	/DB1	Data Bus 1
22	/DB2	Data Bus 2
23	/DB3	Data Bus 3
24	/DB4	Data Bus 4
25	/DB5	Data Bus 5
26	/DB6	Data Bus 6
27	/DB7	Data Bus 7
28	/DBP	Data Bus Parity
29	/ATN	Attention
30	/BSY	UPDA Busy
31	/ACK	Acknowledge
32	/RST	PPP Reset
33	/MSG	Message
34	/SEL	Select
35	/C/D	Control/Data

36/REQUPDFRequest37/I/OUPDFInput/OutputNote: Direction is Device relative Bus (other Devices).Contributor: Joakim Ögren, Randy HoffmanSource: Black Box Corporation, FaxBack document for SCSIPlease send any comments to Joakim Ögren.

This the e-mail address:

runtime@borg.pulsenet.com

Choose this address in your e-mail reader.


IDE Internal Connector




2

IDE Internal

IDE=Integrated Drive Electronics. Developed by Compaq and Western Digital. Newer version of IDE goes under the name ATA=AT bus Attachment.



(At the controller & peripherals)



(At the cable)

40 PIN IDC MALE at the controller & peripherals.

40 PIN IDC FEMALE at the cable.

Pin	Name	Dir Description
1	/RESET	Reset
2	GND	💴 Ground
3	DD7	Per Data 7
4	DD8	Per Data 8
5	DD6	Pere Data 6
6	DD9	Per Data 9
7	DD5	💴 Data 5
8	DD10	💴 Data 10
9	DD4	Per Data 4
10	DD11	💴 Data 11
11	DD3	Perf Data 3
12	DD12	💴 Data 12
13	DD2	💴 Data 2
14	DD13	Per Data 13
15	DD1	Per Data 1
16	DD14	Per Data 14
17	DD0	💴 Data 0
18	DD15	💴 Data 15
19	GND	uppen Ground
20	KEY	- Key
21	n/c	- Not connected
22	GND	💴 Ground
23	/IOW	Write Strobe
24	GND	Cround
25	/IOR	Read Strobe
26	GND	Cround Ground

27	IO_CH_RD Y	UPDA
28 29	ALE n/c	Address Latch Enable
30	GND	UPDA Ground
31	IRQR	Interrupt Request
32	/IOCS16	? IO ChipSelect 16
33	DA1	Address 1
34	n/c	 Not connected
35	DA0	Address 0
36	DA2	Address 2
37	/IDE_CS0	UPDA (1F0-1F7)
38	/IDE_CS1	(3F6-3F7)
39	/ACTIVE	Led driver
40	GND	Ground

Note: Direction is Controller relative Devices (Harddisks).

Contributors: Joakim Ögren , Dan Williams

Source: ?

This the e-mail address: dan_williams@sunshine.net


Choose this address in your e-mail reader.

ATA Internal Connector




ATA Internal

ATA=AT bus Attachment.. Developed by Western Digital, Conner & Seagate ?.



(At the controller & peripherals)



(At the cable)

40 PIN IDC MALE at the controller & peripherals. 40 PIN IDC FEMALE at the cable.

40 PIN IDC FEMALE at the capie.			
Pin	Name	Dir Description	
1	/RESET	PPP Reset	
2	GND	UPDA Ground	
3	DD7	UPDA Data 7	
4	DD8	UPDA Data 8	
5	DD6	UPDA Data 6	
6	DD9	UPDA Data 9	
7	DD5	UPDA Data 5	
8	DD10	UPDA Data 10	
9	DD4	UPDA Data 4	
10	DD11	UPDA Data 11	
11	DD3	UPDA Data 3	
12	DD12	UPDA Data 12	
13	DD2	UPDA Data 2	
14	DD13	UPDA Data 13	
15	DD1	UPDA Data 1	
16	DD14	Data 14	
17	DD0	Data 0	
18	DD15	Data 15	
19	GND	💴 Ground	
20	KEY	- Key (Pin missing)	
21	DMARQ	? DMA Request	
22	GND	Ground	
23	/DIOW	Write Strobe	
24	GND	Ground	
25	/DIOR	Read Strobe	
26	GND	Ground	
27	IORDY	💴 I/O Ready	

28	SPSYNC:CSE	?	Spindle Sync or Cable Select
	L		
29	/DMACK	?	DMA Acknowledge
30	GND	UPDA	Ground
31	INTRQ	UPDA	Interrupt Request
32	/IOCS16	?	IO ChipSelect 16
33	DA1	UPDA	Address 1
34	PDIAG	?	Passed Diagnositcs
35	DA0	UPDA	Address 0
36	DA2	UPDA	Address 2
37	/IDE_CS0	UPDA	(1F0-1F7)
38	/IDE [¯] CS1	UPDA	
39	/ACTIVE	UPDA	Led driver
40	GND	UPDA	

Note: Direction is Controller relative Devices (Harddisks).

Contributor: Joakim Ögren


Source: ?




ATA (44) Internal

ATA=AT bus Attachment.

This connector is mostly used for 2.5" internal harddisks. See <u>ATA</u> for pin 1-40.



(At the controller & peripherals)



(At the cable)

44 PIN IDC (0.75") MALE at the controller & peripherals. 44 PIN IDC (0.75") FEMALE at the cable.

- Pin Nam Dir Description
- e 41 +5VL ^{UPDR} +5 VDC (Logic)
- 42 +5VM UPDF +5 VDC (Motor)
- 43 GND ^{UPDA} Ground
- 44 / UPDH Type (0=ATA) TYPE

Note: Direction is Controller relative Devices (harddisks).

Contributor: Joakim Ögren

Source: ?

ESDI Connector




ESDI

ESDI=Enhanced Small Device Interface.

Developed by Maxtor in the early 1980's as an upgrade and improvement to the ST506 design.

(At the controller)



² ²⁰ (At the harddisk) 34 PIN IDC MALE at the Controller. 20 PIN IDC MALE at the Controller.

34 PIN IDC FEMALE at the Harddisk. 20 PIN IDC FEMALE at the Harddisk.

Control connector

Pin	Nam	Description
	е	
2		Head Sel 3
4		Head Sel 2
6		Write Gate
8		Config/Stat Data
10		Transfer Acknowledge
12		Attention
14		Head Sel 0
16		Sect/Add MK Found
18		Head Sel 1
20		Index
22		Ready
24		Transfer Request

26	Drive Sel 1
20	Drive Ser I
28	Drive Sel 2
30	Drive Sel 3
32	Read Gate
34	Command Data

Note: All odd are GND, Ground.

Data connector

Pin	Nam e	Description	
1	-	Drive Selected	
2		Sect/Add MK Found	
3		Seek Complete	
4		Address Mark Enable	
5		(reserved, for step mode)	
6	GND	Ground	
7		Write Clock+	
8		Write Clock-	
9		Cartridge Changed	
10		Read Ref Clock+	
11		Read Ref Clock-	
12	GND	Ground	
13		NRZ Write Data+	
14		NRZ Write Data-	
15	GND	Ground	
16	GND	Ground	
17		NRZ Read Data+	
18		NRZ Read Data-	
19	GND	Ground	
20	GND	Ground	
Contributor: <u>Joakim Ögren</u>			

Source: ?

ST506/412 Connector




ST506/412

Developed by Seagate.

Also known as MFM or RLL since these are the encoding methods used to store data. Seagate originally developed it to support their ST506 (5 MB) and ST412 (10 MB) drives.

The first drives used an encoding method called MFM (Modified Frequency Modulation). Later a new encoding method was developed, RLL (Run Length Limited). RLL had the advantage that it was possible to store 50% more with it. But it required better drives. This is almost never an problem. Often called 2,7 RLL because the recording scheme involves patterns with no more than 7 successive zeros and no less than two.

(At the controller)



²
 ²⁰ (At the harddisk)
 34 PIN IDC MALE at the Controller.
 20 PIN IDC MALE at the Controller.
 34 PIN IDC FEMALE at the Harddisk.
 20 PIN IDC FEMALE at the Harddisk.

Control connector

Pin	Nam	Description
	е	
2		Head Sel 8
4		Head Sel 4
6		Write Gate
8		Seek Complete
10		Track 0
12		Write Fault
14		Head Sel 1
16	RES	(reserved)

18	Head Sel 2
20	Index
22	Ready
24	Step
26	Drive Sel 1
28	Drive Sel 2
30	Drive Sel 3
32	Drive Sel 4
34	Direction In

Note: All odd pins are GND, Ground.

Data connector

Pin	Nam e	Description
1	•	Drive Selected
2	GND	Ground
3	RES	(reserved)
4	GND	Ground
5	RES	(reserved)
6	GND	Ground
7	RES	(reserved)
8	GND	Ground
9	RES	(reserved)
10	RES	(reserved)
11	GND	Ground
12	GND	Ground
13		Write Data+
14		Write Data-
15	GND	Ground
16	GND	Ground
17		Read Data+
18		Read Data-
19	GND	Ground
20	GND	Ground
Contributor: <u>Joakim Ögren</u>		

Source: ?



Paravision SX-1 External IDE

Paravision was formerly Microbotics. **UPDATED** (At the controller) 37 PIN D-SUB FEMALE at the controller. Pin Name Description /IDE-Drive Reset 1 RESET 2 D0 Data bit 0 3 D2 Data bit 2 4 D4 Data bit 4 5 D6 Data bit 6 6 GND Ground 7 D8 Data bit 8 8 D10 Data bit 10 9 D12 Data bit 12 10 D14 Data bit 14 11 GND Ground 12 GND Ground 13 GND Ground 14 GND Ground 15 GND Ground 16 GND Ground 17 GND Ground 18 +5V 5V Power 19 +5V 5V Power 20 GND Ground 21 D1 Data bit 1 22 D3 Data bit 3 23 D5 Data bit 5 24 D7 Data bit 7 25 GND Ground 26 D9 Data bit 9 27 D11 Data bit 11 28 D13 Data bit 13 29 Data bit 15 D15 30 /IOW I/O Write 31 /IOR I/O Read 32 IDE-IRQ Interrupt Request 33 IDE-A2 Address bit 2 34 IDE-A1 Address bit 1

35	IDE-A0	Address bit 0
36	/BICS1	Chip Select 1
37	/BICS0	Chip Select 0

Contributor: Joakim Ögren

Source: <u>SX-1 External IDE connector</u>, usenet posting by <u>Mike Pinso</u> at Paravision.

This the e-mail address: microbotics1@bix.com

Choose this address in your e-mail reader.

Mitsumi CD-ROM Connector

UPDATED UPDATED UPDATED

34

GND Ground

Mitsumi CD-ROM

(at the controller & CD-ROM)

40 PIN IDC MALE at the controller & CD-ROM. 40 PIN IDC FEMALE at the cable. **Pin Nam Description**

Pin	Nam	Description
	е	
1	A0	Address Bit 0
2 3	GND	Ground
3	A1	Address Bit 1
4	GND	Ground
5	n/c	Not connected
6	GND	Ground
7	n/c	Not connected
8	GND	Ground
9	n/c	Not connected
10	GND	Ground
11	n/c	Not connected
12	GND	Ground
13	INT	Interrupt
14	GND	Ground
15	REQ	
16	GND	Ground
17	ACK	Data Acknowledge For DMA
18	GND	Ground
19	RE	Read Enable
20	GND	Ground
21	WE	Write Enable
22	GND	Ground
23	EN	Bus Enable
24	GND	Ground
25	DB0	Data Bit 0
26	GND	Ground
27	DB1	Data Bit 1
28	GND	
29	DB2	Data Bit 2
30	GND	Ground
31	DB3	
32	GND	
33	DB4	Data Bit 4
~ /	<u></u>	

- 35 DB5 Data Bit 5
- 36 GND Ground
- 37 DB6 Data Bit 6
- 38 GND Ground
- 39 DB7 Data Bit 7
- 40 GND Ground

Contributor: Keith Solomon

Source: SoundFX 16-bit Multimedia Kit Hardware Manual from Reveal

This the e-mail address: zarathos@thorn.bluedream.com

Choose this address in your e-mail reader.

Panasonic CD-ROM Connector

UPDATED UPDATED UPDATED

Panasonic CD-ROM

(at the controller & CD-ROM)

40 PIN IDC MALE at the controller & CD-ROM. 40 PIN IDC FEMALE at the cable.

Pin	Name	Description
1	GND	Ground
2	RESE T	CD-Reset
3	GND	Ground
4	GND	Ground
5	GND	Ground
6	MODE 0	Operation Mode Bit 0
7	GND	Ground
8	MODE 1	Operation Mode Bit 1
9	GND	Ground
10	WRITE	CD-Write
11	GND	Ground
12	READ	CD-Read
13	GND	Ground
14	ST0	CD-Status Bit 0
15	GND	Ground
16	n/c	No Connection
17	GND	Ground
18	n/c	No Connection
19	GND	Ground
20	ST1	CD-Status Bit 1
21	GND	Ground
22	EN	CD-Data Enable
23	GND	Ground
24 25	ST2	CD-Status Bit 2
25	GND	Ground
26	S/DE	CD-Status/Data Enable
27 28	GND	Ground
20 29	ST3 GND	CD-Status Bit 3
29 30	GND GND	ground
30 31	GND D7	ground CD-Data 7
32	D7 D6	CD-Data 6
52		

33	GND	ground
34	D5	CD-Data 5
35	D4	CD-Data 4
36	D3	CD-Data 3
37	GND	ground
38	D2	CD-Data 2
20	54	OD Data 1
39	D1	CD-Data 1

Contributor: <u>Keith Solomon</u>

Source: SoundFX 16-bit Multimedia Kit Hardware Manual from Reveal

Sony CD-ROM Connector



Sony CD-ROM

(at the controller & CD-ROM)

(at the controller & CD-ROM)				
2	-	³⁴ (at the cable.)		
		MALE at the controller & CD-ROM. FEMALE at the cable.		
Pin	Name			
1	RESE	Reset		
	Т			
2 3	GND	Ground		
	DB7	Data Bit 7		
4	GND	Ground		
5	DB6	Data Bit 6		
6	GND	Ground		
7	DB5	Data Bit 5		
8 9	GND DB4	Ground Data Bit 4		
9 10	GND	Ground		
11	DB3	Data Bit 3		
12	GND	Ground		
13	DB2	Data Bit 2		
14	GND	Ground		
15	DB1	Data Bit 1		
16	GND	Ground		
17	DB0	Data Bit 0		
18	GND	Ground		
19	WE	Write Enable		
20	GND	Ground		
21	RE	Read Enable		
22	GND	Ground		
23 24	ACK	Data Acknowledge For DMA		
24 25	GND REQ	Ground Data Request For DMA		
25 26	GND	Ground		
27	INT	Interrupt		
28	GND	Ground		
29	A1	Address Bit 1		
30	GND	Ground		
31	A0	Address Bit 0		

- 32 GND Ground
- 33 EN Bus Enable
- 34 GND Ground

Contributor: <u>Keith Solomon</u>

Source: SoundFX 16-bit Multimedia Kit Hardware Manual from Reveal

C64 Cassette Connector



C64 Cassette

OPERATE: (At the computer) 6 PIN MALE EDGE at the computer. **Pin Name Dir Description**

- A-1 GND ^{Ven} Ground B-2 +5V ^{Ven} +5 Volts DC
- C-3 MOTO Cassette Motor
- R D-4 READ ^{WM} Cassette Read
- E-5 WRITE UPOF Cassette Write
- F-6 SENS UPDE Cassette Sense
- E

Note: Direction is Computer relative Cassette.

Contributor: Joakim Ögren, Arwin Vosselman

Source: Commodore 64 Programmer's Reference Guide



C16/C116/+4 Cassette

Availble on the Commodore C16, C116 and +4 computers.

$7 \stackrel{6}{\underbrace{\bullet}} 5$ $4 \stackrel{6}{\underbrace{\bullet}} 3$ $2 \stackrel{1}{\underbrace{\bullet}} 1 (A \land A $				
- 7 PIN		ne computer) N FEMALE at the computer.		
Pin	Name	Dir Description		
1	GND	UPDA Ground		
2	+5V	VPDF +5 Volts DC		
3	МОТО	UPDF Cassette Motor		
	R			
4	READ	VPDF Cassette Read		
5	WRITE	VPDF Cassette Write		
6	SENS	^{UPDF} Cassette Sense		
	Ε			
7	GND	UPDA Ground		
Note: Direction is Computer relative Cassette.				
Contributor: Jookim Öaron Arwin Vassalman				

Contributor: <u>Joakim Ögren, Arwin Vosselman</u>

Source: SAMS Computerfacts CC8 Commodore 16.

CoCo Cassette Connector



CoCo Cassette

Available on the Tandy/Radio Shack Color Computer (CoCo).

UNKNOWN CONNECTOR at the CoCo.

Pin Description

- 1 Motor Relay
- 2 Ground
- 3 Motor Relay
- 4 Signal linput
- 5 Signal

Ouput

Contributor: Joakim Ögren

Source: <u>Tandy Color Computer FAQ</u> at <u>Video Game Advantage's homepage</u>

MSX Cassette Connector



MSX Cassette

(At the computer)

OPDATED (At the cassette cable) 8 PIN DIN (DIN45326) FEMALE at the computer. 8 PIN DIN (DIN45326) MALE at the cassette cable.

- Pin Name Dir Description
- 1 GND Ground
- 2 GND UPP Ground
- 3 GND ^{UPDE} Ground
- 4 CMTOU ^{UPDR} Sount Output
- T
- 5 CMTIN VIE Sound Input
- 6 REM+ ^{WPG} Remote control (from relay)
- 7 REM- ^{WM} Remote control (from relay)
- 8 GND ^{UPDR} Ground

Note: Direction is Computer relative Cassette.

Contributor: Joakim Ögren

Source: Mayer's SV738 X'press I/O map



Spectravideo SVI318/328 Cassette

+----+

|1 2 3 4 5 6 7| +----+

PRATES (At the computer) 7 PIN FEMALE EDGE CONNECTOR at the computer.

Pin Name Description

- 1 12v Power 100mA
- 2 CASR Cassette data read
- 3 CASW Cassette data write
- 4 AUDI Cassette audio O
- 5 GND System ground
- 6 ME
- 7 READ System Ready Y

Contributer: Rob Gill

Source: SVI mk II user manual

Amstrad CPC6128 Tape Connector

UPDATED
UPDATED
UPDATED

Amstrad CPC6128 Tape

5 PIN DIN 180° (DIN41524) FEMALE at the computer.

Pin Name

- 1 REMOTE SWITCH
- 2 GND
- 3 REMOTE SWITCH
- 4 DATA IN
- 5 DATA OUT

Contributor: Joakim Ögren, Agnello Guarracino

Source: Amstrad CPC6128 User Instructions Manual

30 pin SIMM Connector



30 pin SIMM

SIMM=Single Inline Memory Module.

(At the computer)					
30 P		M at the computer.	(At the computer)		
Pin	Nam	Description			
	е	-			
1		+5 VDC			
2 3		Column Address Strobe			
	DQ0				
4	A0	Address 0			
5	A1	Address 1			
6	DQ1				
7	A2	Address 2			
8	A3	Address 3 Ground			
9 10	-				
10 11	DQ2 A4	Data 2 Address 4			
12	A4 A5	Address 5			
13	DQ3				
14	A6	Address 6			
15	A0 A7	Address 7			
16	DQ4				
17	A8	Address 8			
18	A9	Address 9			
19	A10	Address 10			
20	DQ5				
21	/WE	Write Enable			
22	GND	Ground			
23	DQ6	Data 6			
24	n/c	Not connected			
25	DQ7	Data 7			
26	QP	Data Parity Out			
27	/RAS	Row Address Strobe			
28	/ CAS P	Something Parity ????			
29	r DP	Data Parity In			

30 VCC +5 VDC

Note: SIMM above is a 4MBx9. QP & DP is N/C on SIMMs without parity. A9 is N/C on 256kB. A10 is N/C on 256kB & 1MB.

Contributor: Joakim Ögren


Source: <u>comp.sys.ibm.pc.hardware.* FAQ Part 4</u>, maintained by <u>Ralph Valentino</u>

72 pin SIMM Connector



72 pin SIMM

SIMM=Single Inline Memory Module



31	A8		Address 8
32 33	A9 /RAS3	/	Address 9 Row Address Strobe 3
34	/RAS2	RAS3 /	Row Address Strobe 2
35	n/c	RAS2 PO26	Parity 26 (3rd)
36	n/c		Parity 8 (1st)
37	n/c		Parity 26 (3rd)
	n/c		
38	-		Parity 35 (4th)
	VSS		Ground
40	/CAS0	/	Column Address Strobe 0
11		CAS0	Caluran Address Straho 2
41	/CAS2	/	Column Address Strobe 2
	(0.1.0.0	CAS2	
42	/CAS3	/	Column Address Strobe 3
		CAS3	
43	/CAS1	/	Column Address Strobe 1
		CAS1	
44	/RAS0	/	Row Address Strobe 0
		RAS0	
45	/RAS1	/	Row Address Strobe 1
		RAS1	
46	n/c	n/c	Not connected
47	/WE	/WE	Read/Write
48	n/c	n/c	Not connected
49	DQ9	DQ9	Data 9
50	DQ27	•	Data 27
51	DQ10	•	Data 10
52	•	•	Data 28
53	•	•	Data 11
54	DQ29	•	Data 29
55	DQ12	•	Data 12
56	DQ30		Data 30
57	DQ13		Data 13
58	DQ13 DQ31		Data 31
59	VCC	•	+5 VDC
60	DQ32		Data 32
61	DQ14		Data 14
62	DQ33	•	Data 33
63	DQ15		Data 15
64	DQ34		Data 34
65	DQ16		Data 16
66	n/c		Not connected
67			Presence Detect 1
	PD1		
68	PD1 PD2		Presence Detect 2

69	PD3	PD3	Presence Detect 3
70	PD4	PD4	Presence Detect 4
71	n/c	n/c	Not connected
72	VSS	VSS	Ground

Size:

PD2	PD	Size
GND	1 GN D	4 or 64 MB
GND	NC	2 or 32 MB
NC	GN	1 or 16 MB
	D	
NC	NC	8 MB

Accesstime:

PD4	PD	Accesstime
GND	3 GN D	50, 100 ns
	NC	80 ns
NC	D	70 ns
NC	NC	60 ns

Notes: A9 is a N/C on 256k and 512k modules. A10 is a N/C on 256k, 512k, 1M and 4M modules. RAS1/RAS3 are N/C on 256k, 1M and 4M modules.

Contributor: Joakim Ögren, Mark Brown, Karsten Wenke

Source: Various productsheets at <u>IBM Memory Products</u>


This the e-mail address: bugman@total.net Choose this address in your e-mail reader. This is the URL for the WWW page: http://www.chips.ibm.com/products/memory/ Open this address in your WWW browser.

72 pin ECC SIMM Connector



72 pin ECC SIMM

SIMM=Single Inline Memory Module ECC=Error Correcting Code.



(At the computer)

27	DQ1 5	DQ15	Data 15
28 29	A7	A7 DQ16	Address 7 Data 16
30 31 32 33 34	VCC A8 A9	VCC A8 A9 n/c /RAS1	+5 VDC Address 8 Address 9 Not connected Row Address Strobe 1
35	DQ1 7	DQ17	Data 17
36	DQ1 8	DQ18	Data 18
37	DQ1 9	DQ19	Data 19
38	DQ2 0	DQ20	Data 20
39 40	VSS / CAS 0	VSS /CAS0	Ground Column Address Strobe 0
41	-	A10	Address 10
42	A11		Address 11
43	/ CAS 1	/CAS1	Column Address Strobe 1
44	/ RAS 0	/RAS0	Row Address Strobe 0
45	/ RAS 1	/RAS1	Row Address Strobe 1
46		DQ21	Data 21
47	/WE	/WE	Read/Write
48	/ECC	/ECC	
49	DQ2 2	DQ22	Data 22
50		DQ23	Data 23
51	5 DQ2 4	DQ24	Data 24
52		DQ25	Data 25

	5		
53	DQ2	DQ26	Data 26
54	6 DQ2 7	DQ27	Data 27
55	, DQ2 8	DQ28	Data 28
56	DQ2 9	DQ29	Data 29
57	DQ3 0	DQ30	Data 30
58	DQ3 1	DQ31	Data 31
59	VCC	VCC	+5 VDC
60	DQ3 2	DQ32	Data 32
61	DQ3 3	DQ33	Data 33
62	DQ3 4	DQ34	Data 34
63	DQ3 5	DQ35	Data 35
64	n/c	DQ36	Data 36
65	n/c	DQ37	Data 37
66	n/c	DQ38	Data 38
67	PD1	PD1	Presence Detect 1
68	PD2	PD2	Presence Detect 2
69	PD3	PD3	Presence Detect 3
70	PD4	PD4	Presence Detect 4
71	n/c	DQ39	Data 39
72	VSS	VSS	Ground

Contributor: <u>Joakim Ögren</u>

Source: Various productsheets at <u>IBM Memory Products</u>

72 pin SO DIMM Connector



72 pin SO DIMM

SO DIMM=Small Outline Dual Inline Memory Module

PinNon-ParityParitDescriptiony1VSSVSSGround2DQ0DQ0Data 03DQ1DQ1Data 14DQ2DQ2Data 25DQ3DQ3Data 36DQ4DQ4Data 47DQ5DQ5Data 58DQ6DQ6Data 69DQ7DQ7Data 710VCCVCC+5 VDC11PD1PD1Presence Detect 1		2000 (At the computer) 72 PIN SO DIMM at the computer.						
y 1 VSS VSS Ground 2 DQ0 DQ0 Data 0 3 DQ1 DQ1 Data 1 4 DQ2 DQ2 Data 2 5 DQ3 DQ3 Data 3 6 DQ4 DQ4 Data 4 7 DQ5 DQ5 Data 5 8 DQ6 DQ6 Data 6 9 DQ7 DQ7 Data 7 10 VCC VCC +5 VDC				•				
1 VSS VSS Ground 2 DQ0 DQ0 Data 0 3 DQ1 DQ1 Data 1 4 DQ2 DQ2 Data 2 5 DQ3 DQ3 Data 3 6 DQ4 DQ4 Data 4 7 DQ5 DQ5 Data 5 8 DQ6 DQ6 Data 6 9 DQ7 DQ7 Data 7 10 VCC VCC +5 VDC								
3 DQ1 DQ1 Data 1 4 DQ2 DQ2 Data 2 5 DQ3 DQ3 Data 3 6 DQ4 DQ4 Data 4 7 DQ5 DQ5 Data 5 8 DQ6 DQ6 Data 6 9 DQ7 DQ7 Data 7 10 VCC VCC +5 VDC	1	VSS		Ground				
3 DQ1 DQ1 Data 1 4 DQ2 DQ2 Data 2 5 DQ3 DQ3 Data 3 6 DQ4 DQ4 Data 4 7 DQ5 DQ5 Data 5 8 DQ6 DQ6 Data 6 9 DQ7 DQ7 Data 7 10 VCC VCC +5 VDC	2	DQ0	DQ0	Data 0				
5 DQ3 DQ3 Data 3 3 6 DQ4 DQ4 Data 4 7 DQ5 DQ5 Data 5 8 DQ6 DQ6 Data 6 9 DQ7 DQ7 Data 7 10 VCC VCC +5 VDC		DQ1	DQ1	Data 1				
6 DQ4 DQ4 Data 4 7 DQ5 DQ5 Data 5 8 DQ6 DQ6 Data 6 9 DQ7 DQ7 Data 7 10 VCC VCC +5 VDC	4	DQ2	DQ2	Data 2				
7 DQ5 DQ5 Data 5 8 DQ6 DQ6 Data 6 9 DQ7 DQ7 Data 7 10 VCC VCC +5 VDC	5	DQ3	DQ3	Data 3				
8 DQ6 DQ6 Data 6 9 DQ7 DQ7 Data 7 10 VCC VCC +5 VDC	6	DQ4						
9 DQ7 DQ7 Data 7 10 VCC VCC +5 VDC	7	DQ5	DQ5	Data 5				
10 VCC VCC +5 VDC	8	DQ6	DQ6	Data 6				
	9	DQ7						
11 PD1 PD1 Presence Detect 1	10	VCC	VCC	+5 VDC				
	11		PD1	Presence Detect 1				
12 A0 A0 Address 0			A0	Address 0				
13 A1 A1 Address 1								
14 A2 A2 Address 2								
15 A3 A3 Address 3								
16 A4 A4 Address 4								
17 A5 A5 Address 5								
18 A6 A6 Address 6								
19 A10 A10 Address 10								
20 n/c PQ8 Data 8 (Parity 1)								
21 DQ9 DQ9 Data 9								
22 DQ10 DQ1 Data 10 0	22	DQ10		Data 10				
23 DQ11 DQ11 Data 11	23	DQ11	DQ11	Data 11				
24 DQ12 DQ1 Data 12	24	DQ12						
2			2					
25 DQ13 DQ1 Data 13 3	25	DQ13		Data 13				
26 DQ14 DQ1 Data 14 4	26	DQ14	DQ1	Data 14				
27 DQ15 DQ1 Data 15 5	27	DQ15	DQ1	Data 15				
28 A7 A7 Address 7	28	A7		Address 7				
29 A11 A11 Address 11								
30 VCC VCC +5 VDC								

31 32	A8 A9	A8 A9	Address 8 Address 9
33			Row Address Strobe 3
34	/RAS2	RAS 2	Row Address Strobe 2
35	DQ16	DQ1 6	Data 16
36	n/c	PQ1 7	Data 17 (Parity 2)
37	DQ18	DQ1 8	Data 18
38	DQ19	DQ1 9	Data 19
39	VSS	VSS	Ground
40	/CAS0	CAS 0	Column Address Strobe 0
41	/CAS2	CAS 2	Column Address Strobe 2
42	/CAS3	CAS 3	Column Address Strobe 3
43	/CAS1	CAS 1	Column Address Strobe 1
44	/RAS0	RAS 0	Row Address Strobe 0
45	/RAS1	RAS 1	Row Address Strobe 1
46	A12	A12	Address 12
47	/WE	WE	Read/Write
48	A13	A13	Address 13
49	DQ20	DQ2 0	Data 20
50	DQ21	DQ2 1	Data 21
51	DQ22	DQ2 2	Data 22
52	DQ23	DQ2 3	Data 23
53	DQ24	DQ2 4	Data 24
54	DQ25	DQ2 5	Data 25
55	n/c		Data 26 (Parity 3)
56	DQ27	DQ2 7	Data 27

57	DQ28	DQ2 8	Data 28
58	DQ29	0 DQ2 9	Data 29
59	DQ31	9 DQ3 1	Data 31
60	DQ30	, DQ3 0	Data 30
61	VCC	VCC	+5 VDC
62	DQ32	DQ3 2	
63	DQ33		Data 33
64	DQ34	DQ3 4	Data 34
65	n/c	PQ3 5	Data 35 (Parity 4)
66	PD2	PD2	Presence Detect 2
67	PD3	PD3	Presence Detect 3
68	PD4	PD4	Presence Detect 4
69	PD5	PD5	Presence Detect 1
70	PD6	PD6	Presence Detect 6
71	PD7	PD7	Presence Detect 7
72	VSS	VSS	Ground

Contributor: Joakim Ögren, Mark Brown, Jim Burd

Source: Various productsheets at IBM Memory Products

This the e-mail address: JimBurd@aol.com

Choose this address in your e-mail reader.

144 pin SO DIMM Connector



144 pin SO DIMM

SO SIMM=Small Outline Single Inline Memory Module

(At the computer)

144 PIN SO SIMM at the computer.

Pin	_	ECC	Description
1	I VSS	VSS	Ground
2	VSS	VSS	Ground
3	DQ0	DQ0	
4	DQ32		Data 32
5	DQ1	DQ1	
6	DQ33	DQ33	Data 33
7	DQ2	DQ2	Data 2
8	DQ34	DQ34	Data 34
9	DQ3		Data 3
10	DQ35		Data 35
11	VCC	VCC	+5 VDC
12	VCC	VCC	+5 VDC
13	DQ4		Data 4
14	DQ36		Data 36
15	DQ5		Data 5
16	DQ37		Data 37
17 18	DQ6 DQ38		Data 6 Data 38
10	DQ38 DQ7	DQ36 DQ7	Data 7
20	DQ7 DQ39		Data 39
21	VSS	VSS	
22	VSS	VSS	
23	/CAS0	/	Column Address Strobe 0
_0	, 0, 100	CAS0	
24	/CAS4	/	Column Address Strobe 4
		CAS4	
25	/CAS1	/	Column Address Strobe 1
		CAS1	
26	/CAS5	/	Column Address Strobe 5
		CAS5	
27	VCC	VCC	+5 VDC
28	VCC		+5 VDC
29	A0	A0	
30	A3	A3	
31	A1	A1	Address 1

32 33 34 35 36 37 39 41 42 44 45 46 7 89 51 52 53 45 56 57 58 59 60	A4 A2 A5 VSS DQ8 DQ40 DQ9 DQ41 DQ10 DQ42 DQ11 DQ43 VCC VCC DQ12 DQ44 DQ13 DQ45 DQ14 DQ46 DQ15 DQ47 VSS VSS n/c n/c n/c		Data 9 Data 41 Data 10 Data 42 Data 11 Data 43 +5 VDC +5 VDC Data 12 Data 44 Data 13
61 62	DU DU	DU DU	Don't use Don't use
63	VCC	VCC	
64 65	VCC DU	VCC DU	
66	DU	DU	
67	/WE	/WE	Read/Write
68 69	n/c /RAS0	n/c / RAS0	Not connected Row Address Strobe 0
70 71	n/c /RAS1	n/c / RAS1	Not connected Row Address Strobe 1
72 73	n/c /OE	n/c /OE	Not connected
74	n/c	n/c	Not connected

75 76 77 78 79 80	VSS VSS n/c n/c n/c n/c	VSS VSS CB2 CB6 CB3 CB7	Ground Ground
-		CB7 VCC DQ16 DQ48 DQ17 DQ49 DQ18 DQ50 DQ19 DQ51 VSS VSS DQ20	+5 VDC Data 16 Data 48 Data 17 Data 49 Data 18 Data 50 Data 50 Data 50 Data 50 Data 51 Ground Ground Data 51 Ground Data 20 Data 52 Data 21 Data 53 Data 22 Data 54 Data 23
116	/CAS6	/ CAS6	Column Address Strobe 6
117	/CAS3	/	Column Address Strobe 3

		CAS3	
118	/CAS7	/	Column Address Strobe 7
		CAS7	
119	VSS	VSS	
120	/VSS		Ground
121	DQ24	-	Data 24
122	DQ56	-	Data 56
123	DQ25	-	Data 25
124	DQ57		Data 57
125	-	-	Data 26
126	DQ58	-	Data 58
127 128	DQ27 DQ59	- •	Data 27 Data 59
120	VCC		+5 VDC
130	VCC		+5 VDC
131	DQ28		Data 28
132	DQ60		Data 60
133	-		Data 29
134	DQ61		Data 61
135	DQ30		Data 30
136	DQ62	DQ62	Data 62
137	DQ31	DQ31	Data 31
138	DQ63	DQ63	Data 63
139	VSS	VSS	
140	VSS	VSS	Ground
141	SDA	SDA	
142	SCL	SCL	
143	VCC	VCC	+5 VDC
144	VCC	VCC	+5 VDC
Contri	butor: Joa	kim Öare	n. Mark Brown

Contributor: Joakim Ögren, Mark Brown

Source: Various productsheets at <u>IBM Memory Products</u>



168 pin DRAM DIMM (Unbuffered)

DIMM=Dual Inline Memory Module (At the computer) 168 PIN DIMM at the computer. Front Side (left side 1-42, right side 43-84) Back Side (left side 85-126, right side 127-168)

Front, Left

Pin	Non-Parity?	Parity ?	72 ECC?	80 ECC?	Description
1	VSS	VSS	VSS	VSS	Ground
2	DQ0	DQ0	DQ0	DQ0	Data 0
3	DQ1	DQ1	DQ1	DQ1	Data 1
4	DQ2	DQ2	DQ2	DQ2	Data 2
5	DQ3	DQ3	DQ3	DQ3	Data 3
6	VCC	VCC	VCC	VCC	+5 VDC or +3.3 VDC
7	DQ4	DQ4	DQ4	DQ4	Data 4
8	DQ5	DQ5	DQ5	DQ5	Data 5
9	DQ6	DQ6	DQ6	DQ6	Data 6
10	DQ7	DQ7	DQ7	DQ7	Data 7
11	DQ8	DQ8	DQ8	DQ8	Data 8
12	VSS	VSS	VSS	VSS	Ground
13	DQ9	DQ9	DQ9	DQ9	Data 9
14	DQ10	DQ10	DQ10	DQ10	Data 10
15	DQ11	DQ11	DQ11	DQ11	Data 11
16	DQ12	DQ12	DQ12	DQ12	Data 12
17	DQ13	DQ13	DQ13	DQ13	Data 13
18	VCC	VCC	VCC	VCC	+5 VDC or +3.3 VDC
19	DQ14	DQ14	DQ14	DQ14	Data 14
20	DQ15	DQ15	DQ15	DQ15	Data 15
21	n/c	CB0	CB0	CB0	Parity/Check Bit Input/Output 0
22	n/c	CB1	CB1	CB1	Parity/Check Bit Input/Output 1
23	VSS	VSS	VSS	VSS	Ground
24	n/c	n/c	n/c	CB8	Parity/Check Bit Input/Output 8
25	n/c	n/c	n/c	CB9	Parity/Check Bit Input/Output 9
26	VCC	VCC	VCC	VCC	+5 VDC or +3.3 VDC
27	/WE0	/WE0	/WE0	/WE0	Read/Write Input
28	/CAS0	/CAS0	/CAS0	/CAS0	Column Address Strobe 0
29	/CAS1	/CAS1	/CAS1	/CAS1	Column Address Strobe 1
30	/RAS0	/RAS0	/RAS0	/RAS0	Row Address Strobe 0
31	/OE0	/OE0	/OE0	/OE0	Output Enable

32 33 34 35 36 37 38 39 40 41 42	VSS A0 A2 A4 A6 A8 A10 A12 VCC VCC DU	VSS A0 A2 A4 A6 A8 A10 A12 VCC VCC DU	VSS A0 A2 A4 A6 A8 A10 A12 VCC VCC DU	VSS A0 A2 A4 A6 A8 A10 A12 VCC VCC DU	Ground Address 0 Address 2 Address 4 Address 6 Address 8 Address 10 Address 12 +5 VDC or +3.3 VDC +5 VDC or +3.3 VDC Don't Use
Frc Pin	ont, Right Non-Parity?		72 ECC?	80 ECC?	Description
43 44	VSS /OE2	? VSS /OE2	VSS /OE2	VSS /OE2	Ground
$\begin{array}{c} 45\\ 46\\ 47\\ 49\\ 51\\ 52\\ 53\\ 55\\ 55\\ 56\\ 61\\ 23\\ 45\\ 66\\ 66\\ 68\\ 90\\ 71\\ 72\\ 73\\ \end{array}$	/RAS2 /CAS2 /CAS3 /WE2 VCC n/c n/c n/c N/c DQ16 DQ17 DQ18 DQ19 VCC DQ20 n/c DU n/c VSS DQ21 DQ22 DQ23 VSS DQ21 DQ22 DQ23 VSS DQ24 DQ25 DQ26 DQ27 VCC	/RAS2 /CAS2 /CAS3 /WE2 VCC n/c n/c CB2 CB3 VSS DQ16 DQ17 DQ18 DQ19 VCC DQ20 n/c DU n/c VSS DQ21 DQ22 DQ23 VSS DQ21 DQ22 DQ23 VSS DQ24 DQ25 DQ26 DQ27 VCC	/RAS2 /CAS2 /CAS3 /WE2 VCC n/c n/c CB2 CB3 VSS DQ16 DQ17 DQ18 DQ19 VCC DQ20 n/c DQ19 VCC DQ20 n/c DU n/c VSS DQ21 DQ22 DQ23 VSS DQ21 DQ22 DQ23 VSS DQ24 DQ25 DQ26 DQ27 VCC	/RAS2 /CAS2 /CAS3 /WE2 VCC CB10 CB11 CB2 CB3 VSS DQ16 DQ17 DQ18 DQ19 VCC DQ20 n/c DQ19 VCC DQ20 n/c DQ20 n/c VSS DQ21 DQ22 DQ23 VSS DQ21 DQ22 DQ23 VSS DQ24 DQ25 DQ26 DQ27 VCC	Row Address Strobe 2 Column Address Strobe 3 Read/Write Input +5 VDC or +3.3 VDC Parity/Check Bit Input/Output 10 Parity/Check Bit Input/Output 11 Parity/Check Bit Input/Output 2 Parity/Check Bit Input/Output 3 Ground Data 16 Data 17 Data 18 Data 19 +5 VDC or +3.3 VDC Data 20 Not connected Don't Use Not connected Ground Data 21 Data 22 Data 23 Ground Data 24 Data 25 Data 26 Data 27 +5 VDC or +3.3 VDC

74 75 76 77 78 79 80 81 82 83 84	DQ28 DQ29 DQ30 DQ31 VSS n/c n/c n/c SDA SCL VCC	DQ28 DQ29 DQ30 DQ31 VSS n/c n/c SDA SCL VCC	DQ28 DQ29 DQ30 DQ31 VSS n/c n/c SDA SCL VCC	DQ28 DQ29 DQ30 DQ31 VSS n/c n/c SDA SCL VCC	Data 28 Data 29 Data 30 Data 31 Ground Not connected Not connected Not connected Serial Data Serial Clock +5 VDC or +3.3 VDC
Ba Pin	Ck, Left Non-Parity?	Parity	72 ECC?	80 ECC?	Description
FIII	Non-Parity?	Parity ?	72 EGU (00 ECC (Description
85	VSS	VSS	VSS	VSS	Ground
86	DQ32	DQ32	DQ32	DQ32	Data 32
87	DQ33	DQ33	DQ33	DQ33	Data 33
88 89	DQ34 DQ35	DQ34 DQ35	DQ34 DQ35	DQ34 DQ35	Data 34 Data 35
90	VCC	VCC	VCC	VCC	+5 VDC or +3.3 VDC
91	DQ36	DQ36	DQ36	DQ36	Data 36
92	DQ37	DQ37	DQ37	DQ37	Data 37
93	DQ38	DQ38	DQ38	DQ38	Data 38
94	DQ39	DQ39	DQ39	DQ39	Data 39
95	DQ40	DQ40	DQ40	DQ40	Data 40
96	VSS	VSS	VSS	VSS	Ground
97	DQ41	DQ41	DQ41	DQ41	Data 41
98	DQ42	DQ42	DQ42	DQ42	Data 42
99	DQ43	DQ43	DQ43	DQ43	Data 43
100	DQ44	DQ44	DQ44	DQ44	Data 44
101	DQ45 VCC	DQ45 VCC	DQ45 VCC	DQ45 VCC	Data 45 +5 VDC or +3.3 VDC
102 103	DQ46	DQ46	DQ46	DQ46	Data 46
103	DQ40 DQ47	DQ40 DQ47	DQ40 DQ47	DQ40 DQ47	Data 47
105	n/c	CB4	CB4	CB4	Parity/Check Bit Input/Output 4
106	n/c	CB5	CB5	CB5	Parity/Check Bit Input/Output 5
107	VSS	VSS	VSS	VSS	Ground
108	n/c	n/c	n/c	CB12	Parity/Check Bit Input/Output 12
109	n/c	n/c	n/c	CB13	Parity/Check Bit Input/Output 13
110	VCC	VCC	VCC	VCC	+5 VDC or +3.3 VDC
111	DU	DU	DU	DU	Don't Use
112	/CAS4	/CAS4	/CAS4	/CAS4	Column Address Strobe 4
113	/CAS5	/CAS5	/CAS5	/CAS5	Column Address Strobe 5
114	/RAS1	/RAS1	/RAS1	/RAS1	Row Address Strobe 1
115	DU	DU	DU	DU	Don't Use

116 117 118 119 120 121 122 123 124 125 126	VSS A1 A3 A5 A7 A9 A11 A13 VCC DU DU	VSS A1 A3 A5 A7 A9 A11 A13 VCC DU DU	VSS A1 A3 A5 A7 A9 A11 A13 VCC DU DU	VSS A1 A3 A5 A7 A9 A11 A13 VCC DU DU	Ground Address 1 Address 3 Address 5 Address 7 Address 9 Address 11 Address 13 +5 VDC or +3.3 VDC Don't Use Don't Use
	ck, Right				
Pin	Non-Parity?	Parity ?	72 ECC?	80 ECC?	Description
$\begin{array}{c} 127 \\ 128 \\ 129 \\ 130 \\ 131 \\ 132 \\ 133 \\ 135 \\ 137 \\ 138 \\ 140 \\ 141 \\ 142 \\ 143 \\ 145 \\ 146 \\ 147 \\ 148 \\ 149 \\ 150 \\ 151 \\ 152 \\ 155 \\ 156 \\ 157 \end{array}$	VSS DU /RAS3 /CAS6 /CAS7 DU VCC n/c n/c n/c n/c N/c VSS DQ48 DQ49 DQ50 DQ51 VCC DQ52 n/c DU N/c VSS DQ53 DQ53 DQ54 DQ55 VSS DQ55 VSS DQ55 VSS DQ56 DQ57 DQ58 DQ59 VCC	 VSS DU /RAS3 /CAS6 /CAS7 DU VCC n/c CB6 CB7 VSS DQ48 DQ49 DQ50 DQ51 VCC DQ51 VCC DQ52 n/c DU n/c VSS DQ53 DQ54 DQ55 VSS DQ55 VSS DQ56 DQ57 DQ58 DQ59 VCC 	VSS DU /RAS3 /CAS6 /CAS7 DU VCC n/c n/c CB6 CB7 VSS DQ48 DQ49 DQ50 DQ51 VCC DQ52 n/c DU 52 n/c DU n/c VSS DQ53 DQ54 DQ55 VSS DQ53 DQ54 DQ55 VSS DQ55 VSS DQ55 VSS DQ56 DQ57 DQ58 DQ59 VCC	VSS DU /RAS3 /CAS6 /CAS7 DU VCC CB14 CB15 CB6 CB7 VSS DQ48 DQ49 DQ50 DQ51 VCC DQ52 n/c DU n/c VSS DQ53 DQ54 DQ55 VSS DQ55 VSS DQ56 DQ57 DQ58 DQ59 VCC	Ground Don't Use Column Address Strobe 3 Column Address Strobe 7 Don't Use +5 VDC or +3.3 VDC Parity/Check Bit Input/Output 14 Parity/Check Bit Input/Output 15 Parity/Check Bit Input/Output 6 Parity/Check Bit Input/Output 7 Ground Data 48 Data 49 Data 50 Data 51 +5 VDC or +3.3 VDC Data 52 Not connected Don't Use Not connected Ground Data 53 Data 54 Data 55 Ground Data 55 Ground Data 57 Data 58 Data 59 +5 VDC or +3.3 VDC

158	DQ60	DQ60	DQ60	DQ60	Data 60
159	DQ61	DQ61	DQ61	DQ61	Data 61
160	DQ62	DQ62	DQ62	DQ62	Data 62
161	DQ63	DQ63	DQ63	DQ63	Data 63
162	VSS	VSS	VSS	VSS	Ground
163	CK3	CK3	CK3	CK3	
164	n/c	n/c	n/c	n/c	Not connected
165	SA0	SA0	SA0	SA0	Serial Address 0
166	SA1	SA1	SA1	SA1	Serial Address 1
167	SA2	SA2	SA2	SA2	Serial Address 2
168	VCC	VCC	VCC	VCC	+5 VDC or +3.3 VDC

Contributor: Joakim Ögren, Mark Brown

Source: Various productsheets at <u>IBM Memory Products</u>



168 pin SDRAM DIMM (Unbuffered)

DIMM=Dual Inline Memory Module (At the computer) 168 PIN DIMM at the computer. Front Side (left side 1-42, right side 43-84) Back Side (left side 85-126, right side 127-168)

Front, Left

P	Pin	Non-Parity	72 ECC2	80 ECC?	Description
1		VSS	VSS	VSS	Ground
2		DQ0	DQ0	DQ0	Data 0
3		DQ1	DQ1	DQ1	Data 1
4		DQ2	DQ2	DQ2	Data 2
5		DQ3	DQ3	DQ3	Data 3
6		VDD	VDD	VDD	+5 VDC or +3.3 VDC
7		DQ4	DQ4	DQ4	Data 4
8		DQ5	DQ5	DQ5	Data 5
9		DQ6	DQ6	DQ6	Data 6
	0	DQ7	DQ7	DQ7	Data 7
1		DQ8	DQ8	DQ8	Data 8
	2	VSS	VSS	VSS	Ground
	3	DQ9	DQ9	DQ9	Data 9
	4	DQ10	DQ10	DQ10	Data 10
1	5	DQ11	DQ11	DQ11	Data 11
1	6	DQ12	DQ12	DQ12	Data 12
1	7	DQ13	DQ13	DQ13	Data 13
1	8	VDD	VDD	VDD	+5 VDC or +3.3 VDC
1	9	DQ14	DQ14	DQ14	Data 14
2	0	DQ15	DQ15	DQ15	Data 15
2	1	n/c	CB0	CB0	Parity/Check Bit Input/Output 0
2	2	n/c	CB1	CB1	Parity/Check Bit Input/Output 01
2	3	VSS	VSS	VSS	Ground
2	4	n/c	n/c	CB8	Parity/Check Bit Input/Output 8
2	5	n/c	n/c	CB9	Parity/Check Bit Input/Output 9
	6	VDD	VDD	VDD	+5 VDC or +3.3 VDC
2	7	/WE	/WE	/WE	Read/Write
	8	DQMB0	DQMB0	DQMB0	Byte Mask signal 0
	9	DQMB1	DQMB1	DQMB1	Byte Mask signal 1
	0	/S0	/S0	/S0	Chip Select 0
3		DU	DU	DU	Don't Use
3	2	VSS	VSS	VSS	Ground

33 34 35 36 37 38 39 40 41 42	A0 A2 A4 A6 A8 A10/AP BA1 VDD VDD CK0	A0 A2 A4 A6 A8 A10/AP BA1 VDD VDD VDD CK0	A0 A2 A4 A6 A8 A10/AP BA1 VDD VDD CK0	Address 0 Address 2 Address 4 Address 6 Address 8 Address 10 Bank Address 1 +5 VDC or +3.3 VDC +5 VDC or +3.3 VDC Clock signal 0
Fro	ont, Righ	nt		
Pin 43 44 45 46 47 48 49 50 51 52 53 54 55 57 58 50 60 61 62	Non-Parity VSS DU /S2 DQMB2 DQMB3 DU VDD n/c n/c n/c n/c n/c n/c N/c N/c N/c N/c N/c N/c DQ16 DQ17 DQ18 DQ19 VDD DQ20 n/c Vref,NC	72 ECC? VSS DU /S2 DQMB2 DQMB3 DU VDD n/c N/C CB2 CB3 VSS DQ16 DQ17 DQ18 DQ19 VDD DQ20 n/c Vref,NC	80 ECC? VSS DU /S2 DQMB2 DQMB3 DU VDD CB10 CB10 CB11 CB2 CB3 VSS DQ16 DQ17 DQ18 DQ19 VDD DQ19 VDD DQ20 n/c Vref,NC	Description Ground Don't Use Chip Select 2 Byte Mask signal 2 Byte Mask signal 3 Don't Use +5 VDC or +3.3 VDC Parity/Check Bit Input/Output 10 Parity/Check Bit Input/Output 11 Parity/Check Bit Input/Output 2 Parity/Check Bit Input/Output 3 Ground Data 16 Data 17 Data 18 Data 19 +5 VDC or +3.3 VDC Data 20 Not connected
63 64 65 66 67 68 69 70 71 72 73 74 75	CKE1 VSS DQ21 DQ22 DQ23 VSS DQ24 DQ25 DQ26 DQ27 VDD DQ28 DQ29	CKE1 VSS DQ21 DQ22 DQ23 VSS DQ24 DQ25 DQ26 DQ27 VDD DQ28 DQ29	CKE1 VSS DQ21 DQ22 DQ23 VSS DQ24 DQ25 DQ26 DQ27 VDD DQ28 DQ29	Clock Enable Signal 1 Ground Data 21 Data 22 Data 23 Ground Data 24 Data 25 Data 25 Data 26 Data 27 +5 VDC or +3.3 VDC Data 28 Data 29

76 77 78 79 80 81 82 83 83	DQ30 DQ31 VSS CK2 n/c SDA SCL VDD	DQ30 DQ31 VSS CK2 n/c SDA SCL VDD	DQ30 DQ31 VSS CK2 n/c N/c SDA SCL VDD	Data 30 Data 31 Ground Clock signal 2 Not connected Not connected Serial Data Serial Clock +5 VDC or +3.3 VDC
Ba	ck, Left			
Pin 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117	Non-Parity VSS DQ32 DQ33 DQ34 DQ35 VDD DQ36 DQ37 DQ38 DQ39 DQ40 VSS DQ41 DQ42 DQ43 DQ44 DQ45 VDD DQ44 DQ45 VDD DQ46 DQ47 n/c n/c N/c VSS n/c n/c N/c SS N/c N/c N/c SS N/c N/c SS DQMB4 DQMB5 /S1 /RAS VSS A1 A3	72 ECC? VSS DQ32 DQ33 DQ34 DQ35 VDD DQ36 DQ37 DQ38 DQ39 DQ40 VSS DQ41 DQ42 DQ43 DQ44 DQ45 VDD DQ46 DQ45 VDD DQ46 DQ47 CB4 CB5 VSS n/c n/c VDD /CAS DQMB4 DQMB5 /S1 /RAS VSS A1 A3	80 ECC? VSS DQ32 DQ33 DQ34 DQ35 VDD DQ36 DQ37 DQ38 DQ39 DQ40 VSS DQ41 DQ42 DQ43 DQ44 DQ45 VDD DQ46 DQ47 CB4 CB5 VSS CB12 CB13 VDD /CAS DQMB4 DQMB5 /S1 /RAS VSS A1 A3	Description Ground Data 32 Data 33 Data 34 Data 35 +5 VDC or +3.3 VDC Data 36 Data 37 Data 38 Data 39 Data 40 Ground Data 41 Data 42 Data 43 Data 43 Data 44 Data 45 +5 VDC or +3.3 VDC Data 46 Data 47 Parity/Check Bit Input/Output 4 Parity/Check Bit Input/Output 12 Parity/Check Bit Input/Output 12 Parity/Check Bit Input/Output 12 Parity/Check Bit Input/Output 12 Parity/Check Bit Input/Output 13 +5 VDC or +3.3 VDC Column Address Strobe Byte Mask signal 4 Byte Mask signal 5 Chip Select 1 Row Address Strobe Ground Address 1 Address 3

119	A5	A5	A5	Address 5
120	A7	A7	A7	Address 7
121	A9	A9	A9	Address 9
122	BA0	BA0	BA0	Bank Address 0
123	A11	A11	A11	Address 11
124	VDD	VDD	VDD	+5 VDC or +3.3 VDC
125	CK1	CK1	CK1	Clock signal 1
126	A12	A12	A12	Address 12
Ba	ck, Righ	t		
Pin 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146	Non-Parity VSS CKE0 /S3 DQMB6 DQMB7 A13 VDD n/c n/c n/c n/c n/c n/c N/c N/c N/c N/c N/c N/c N/c N/c N/c DQ48 DQ49 DQ50 DQ51 VDD DQ52 n/c Vref,NC		80 ECC? VSS CKE0 /S3 DQMB6 DQMB7 A13 VDD CB14 CB15 CB6 CB7 VSS DQ48 DQ49 DQ50 DQ51 VDD DQ51 VDD DQ52 n/c Vref,NC	Description Ground Clock Enable Signal 0 Chip Select 3 Byte Mask signal 6 Byte Mask signal 7 Address 13 +5 VDC or +3.3 VDC Parity/Check Bit Input/Output 14 Parity/Check Bit Input/Output 15 Parity/Check Bit Input/Output 6 Parity/Check Bit Input/Output 7 Ground Data 48 Data 49 Data 50 Data 51 +5 VDC or +3.3 VDC Data 52 Not connected
147	n/c	n/c	n/c	Not connected
148	VSS	VSS	VSS	Ground
149	DQ53	DQ53	DQ53	Data 53
150	DQ54	DQ54	DQ54	Data 54
151	DQ55	DQ55	DQ55	Data 55
152	VSS	VSS	VSS	Ground
153	DQ56	DQ56	DQ56	Data 56
154	DQ57	DQ57	DQ57	Data 57
155	DQ58	DQ58	DQ58	Data 58
156	DQ59	DQ59	DQ59	Data 59
157	VDD	VDD	VDD	+5 VDC or +3.3 VDC
158	DQ60	DQ60	DQ60	Data 60
159	DQ61	DQ61	DQ61	Data 61
160	DQ62	DQ62	DQ62	Data 62
161	DQ63	DQ63	DQ63	Data 63

162	VSS	VSS	VSS	Ground
163	CK3	CK3	CK3	Clock signal 3
164	n/c	n/c	n/c	Not connected
165	SA0	SA0	SA0	Serial address 0
166	SA1	SA1	SA1	Serial address 1
167	SA2	SA2	SA2	Serial address 2
168	VDD	VDD	VDD	+5 VDC or +3.3 VDC

Contributor: <u>Joakim Ögren</u>

Source: Various productsheets at <u>IBM Memory Products</u>

CDTV Memory Card Connector

UPDATED
UPDATED
UPDATED

CDTV Memory Card Port

1111111112222222233333333334 123456789012345678901234567890 +-----+

(At the computer)				
40 PIN ??? CONNECTOR at the compute				
Pin	Name	Description		
1	D0	Data Bus 0		
2	D1	Data Bus 1		
3	D2	Data Bus 2		
4	D3	Data Bus 3		
5	D4	Data Bus 4		
6	D5	Data Bus 5		
7	D6	Data Bus 6		
8	D7	Data Bus 7		
9	D8	Data Bus 8		
10	D9	Data Bus 9		
11	D10	Data Bus 10		
12	D11	Data Bus 11		
13 14	D12 D13	Data Bus 12		
14	D13 D14	Data Bus 13 Data Bus 14		
16	D14 D15	Data Bus 14 Data Bus 15		
17	A1	Address Bus 1		
18	A2	Address Bus 2		
19	A2 A3	Address Bus 3		
20	A3 A4	Address Bus 4		
21	A5	Address Bus 5		
22	A6	Address Bus 6		
23	A7	Address Bus 7		
24	A8	Address Bus 8		
25	A9	Address Bus 9		
26	A10	Address Bus 10		
27	A11	Address Bus 11		
28	A12	Address Bus 12		
29	A13	Address Bus 13		
30	A14	Address Bus 14		
31	A15	Address Bus 15		
32	A16	Address Bus 16		

- 33 A17 Address Bus 17
- 34 R/W Read/Write (High=Read)
- 35 / Chip Select Odd Bytes
- CSMCOD
- 36 / Chip Select Even Bytes
- CSMCEN
- 37 VCC +5 Volts DC
- 38 GND Ground
- 39 A18 Address Bus 18 (Short J16 to connect A18 to processor bus)
- 40 A19 Address Bus 19 (Short J17 to connect A19 to processor bus)

Note: Address space=\$E00000-\$E7FFFF


Contributor: Joakim Ögren

Source: Darren Ewaniuk's CDTV Technical Information

SmartCard AFNOR Connector



SmartCard AFNOR



(At the card)

UNKNOWN CONNECTOR at the card.

Pin	Name	Description	
1	VCC	+5 VDĊ	
2	R/W	Read/Write	
3	CLOC	Clock	
	K		
4	RESE	Reset	
	Т		
5	GND	Ground	
6	VPP	+21 VDC	
7	I/O	In/Out	
8	FUSE	Fuse	
Contributor: Jookim Öaron			

Contributor: Joakim Ögren

Source: Telecard/Smartcard Technical Spec & Info by Stephane Bausson


This is the URL for the WWW page: http://www.physic.ut.ee/~kalev/smartcar.txt Open this address in your WWW browser. This the e-mail address:

sbausson@ensem.u-nancy.fr

Choose this address in your e-mail reader.



SmartCard ISO 7816-2



(At the card)

UNKNOWN CONNECTOR at the card.

Pin	Name	Description	
1	VCC	+5 VDČ	
2	RESE	Reset	
	Т		
3	CLOC	Clock	
	K		
4	n/c	Not connected	
5	GND	Ground	
6	n/c	Not connected	
7	I/O	In/Out	
8	n/c	Not connected	
Contributor: Joakim Öaren			


Contributor: Joakim Ögren

Source: Telecard/Smartcard Technical Spec & Info by Stephane Bausson

SmartCard ISO Connector



SmartCard ISO




(At the card)

UNKNOWN CONNECTOR at the card.

Pin	Name	Description
1	VCC	+5 VDC
2	R/W	Read/Write
3	CLOC	Clock
	K	
4	RESE	Reset
	Т	
5	GND	Ground
~		

- 6 VPP +21 VDC
- 7 I/O In/Out
- 8 FUSE Fuse

SmartCard ISO 7816-2



Pin	Name	Description
1	VCC	+5 VDC
2	RESE T	Reset
3	LOC K	Clock
4	n/c	Not connected
5	GND	Ground
6	n/c	Not connected
7	I/O	In/Out

8 n/c Not connected

Contributor: Joakim Ögren

Source: <u>Telecard/Smartcard Technical Spec & Info</u> by <u>Stephane Bausson</u>

SCART Connector

UPDATED
UPDATED
UPDATED

SCART

 $\begin{array}{c} 20 & 2 \\ 21 \\ 19 & 1 \end{array}$ (At the video/TV)

2 00		ท					
1	19	(At the cable)					
21 P	IN SCART F	FEMALE at the Video/TV.					
21 P	21 PIN SCART MALE at the Cable.						
Pin	Name	Description	Signal Level	Imp			
1	AOR	Audio Out Right	0.5 V rms	<1k			
2	AIR	Audio In Right	0.5 V rms	>10			
3		Audio Out Left + Mono	0.5 V rms	<1k			
4		Audio Ground					
5	B GND	RGB Blue Ground					
6	AIL	Audio In Left + Mono	0.5 V rms	>10			
7	B	RGB Blue In	0.7 V	75 (
8	SWTCH	Audio/RGB switch / 16:9					
9	G GND	RGB Green Ground					
10	CLKOUT	Data 2: Clockpulse Out (Unavailble ??)					
11	G	RGB Green In	0.7 V	75 (
12	DATA	Data 1: Data Out (Unavailble ??)					
13	R GND	RGB Red Ground					
14	DATAGN	Data Ground					
	D						
15	R	RGB Red In / Chrominance	0.7 V (Chrom.: 0.3 V burst)	75 (
16	BLNK	Blanking Signal	1-3 V=RGB, 0-0.4 V=Composite	75 (
17	VGND	Composite Video Ground					
18	BLNKGN D	Blanking Signal Ground					
19	VOUT	Composite Video Out	1 V	75 (
20	VIN	Composite Video In / Luminance	1 V	75 (
21	SHIELD	Ground/Shield (Chassis)					
Contributor: <u>Joakim Ögren</u>							

Source: Various sources, Video Demystified at Keith Jack's pages

This is the URL for the WWW page:

http://www.mindspring.com/~kjack1/scart.html

Open this address in your WWW browser.

S-Video Connector



S-Video

4 (At the peripherial)
 4 PIN MINI-DIN FEMALE at the peripherial.
 Pin Nam Description

 e
 1 GND Ground (Y)

- 2 GND Ground (C)
- 3 Y Intensity (Luminance)
- 4 C Color (Chrominance)

Contributor: Joakim Ögren

Source: Video Demystified at Keith Jack's pages

This is the URL for the WWW page: http://www.mindspring.com/~kjack1/svideo.html

Open this address in your WWW browser.

DIN Audio Connector

UPDATED UPDATED UPDATED

DIN Audio

(At the peripheral)

 (At the cable) 5 PIN DIN 180° (DIN41524) FEMALE at the peripheral. 5 PIN DIN 180° (DIN41524) MALE at the cable. 						
Peripheral	Connected	In L	In R	Out L	Out R	Groun
Amplifier	Pickup, tuner	3	5			d 2
Amplifier	Taperecorde	3	5	1	4	2
Tuner	r Amplifier			3	5	2
	•			-	-	_
Tuner	Taperecorde r			1	4	2
Recordplayer	Amplifier			3	5	2
Taperecorder	Amplifier	1	4	3	5	2
Taperecorder	Receiver	1	4	3	5	2
Taperecorder	Microphone	1	4			2
Contributor: <u>Joakim Ögren</u>						
Sources EL EALs actular Nr. 44						

Source: <u>ELFA</u>'s catalog Nr 44

This is the URL for the WWW page: http://www.elfa.se

Open this address in your WWW browser.



3.5 mm Mono Telephone plug

und signal (At the cable)
NO TELEPHONE MALE at the cable.
Description
Signal
Ground

Contributor: Joakim Ögren

Source: ?



3.5 mm Stereo Telephone plug

000000 <u>†</u> † † GROUND R L (At the cable) 3.5 mm STEREO TELEPHONE MALE at the cable. Description Name Left Signal L **Right Signal** R GROUND Ground Contributor: Joakim Ögren, Uwe Hartmann Source: ? Please send any comments to Joakim Ögren.

This the e-mail address:

uhartmann@i-stud.htw-zittau.de

Choose this address in your e-mail reader.



6.25 mm Mono Telephone plug

GROUND SIGNAL (At the cable) 6.25 mm MONO TELEPHONE MALE at the cable. **Name Description** SIGNAL Signal GROUND Ground *Contributor: Joakim Ögren* Source: ?



6.25 mm Stereo Telephone plug

t Ť. Î GROUND R L (At the cable) 6.25 mm STEREO TELEPHONE MALE at the cable. Description Name Left Signal L **Right Signal** R GROUND Ground Contributor: Joakim Ögren Source: ? Please send any comments to Joakim Ögren.

5.25" Power Connector



5.25" Power

Used for harddisks & 5.25" peripherals.

1234

(At the powersupply cable)

(At the peripheral) UNKNOWN CONNECTOR at the powersupply cable. UNKNOWN CONNECTOR at the peripheral. **Colo Description** Pin Nam е r 1 +12V Yello +12 VDC W 2 Blac +12 V Ground (Same as +5 V Ground) GND k 3 GND Blac +5 V Ground k +5V 4 Red +5 VDC

Contributors: Joakim Ögren, Eric Sprigg, Sven Gunnar Bilen, Scott Lindenthaler

Source: ?

This the e-mail address: Eric_Sprigg@compuserve.com Choose this address in your e-mail reader. This the e-mail address: sbilen@umich.edu Choose this address in your e-mail reader. This the e-mail address: scott@teraflop.com

Choose this address in your e-mail reader.

3.5" Power Connector



3.5" Power

Used for floppies.

(At the powersupply cable)

UPDATED (At the peripheral) UNKNOWN CONNECTOR at the powersupply cable. UNKNOWN CONNECTOR at the peripheral.

Pin	Nam	Colo	Description
	е	r	
1	+5V	Red	+5 VDC
2	GND	Blac k	+5 V Ground
3	GND	Blac k	+12 V Ground (Same as +5 V Ground)
4	+12V	Yello w	+12 VDC

Contributor: <u>Joakim Ögren</u>

Source: ?

Motherboard Power Connector



Motherboard Power

개 당당					다. 문문
1	P8	6	1	P9	6

(At the Computer)

2x MOLEX 15-48-0106 CONNECTOR at the Computer. 2x MOLEX 90331-0001 CONNECTOR at the Powersupply cables.

P8

Pin	Nam e	Color	Descrip	tion
1	PG	Orang e	Power G	Good, +5 VDC when all voltages has stabilized.
2	+5V	Red	+5 VDC	(or n/c)
3	+12V	Yellow	+12 VD0	2
4	-12V	Blue	-12 VDC	;
5	GND	Black	Ground	
6	GND	Black	Ground	
P9				
Pin	Nam	Color		Description
	е			
1	GND	Black		Ground
2	GND	Black		Ground
3	-5V	White	or Yellow	-5 VDC
4	+5V	Red		+5 VDC
5	+5V	Red		+5 VDC
6	+5V	Red		+5 VDC

Note: Pins part number is 08-50-0276, Product specification is PS-90331.

Contributor: Joakim Ögren, Bill Shepherd

Source: ? Please send any comments to <u>Joakim Ögren</u>. This the e-mail address:

contrav@usaor.net

Choose this address in your e-mail reader.

Turbo LED Connector

UPDATED
UPDATED
UPDATED

Turbo LED

UPDATED (At the computer) UNKNOWN CONNECTOR at the computer.

PinNamDescriptione1+5V+5 VDC2/HSHighSpeed3+5V+5 VDC

Contributor: Joakim Ögren

Source: ?

AT Backup Battery Connector

UPDATED UPDATED UPDATED

AT Backup Battery

UNKNOWN CONNECTOR at the computer. Pin Nam Description

e 1 BATT Battery+ +

- 2 key Key
- 3 GND Ground
- 4 GND Ground

Contributor: Joakim Ögren

Source: ?

AT LED/Keylock Connector



AT LED/Keylock

UNKNOWN CONNECTOR at the computer.

Pin Nam Description

- е
- 1 LED LED Power
- 2 GND Ground
- 3 GND Ground
- 4 KS Key Switch
- 5 GND Ground

Contributor: Joakim Ögren

Source: ?

PC Speaker Connector

UPDATED UPDATED UPDATED

PC Speaker

UPDATED (At the computer) UNKNOWN CONNECTOR at the computer. Pin Nam Description e 1 -SP -Speaker

- 2 key Key
- 3 GND Ground
- 4 +SP5 +Speaker +5 VDC V

Contributor: Joakim Ögren

Source: ?

Motherboard IrDA Connector



Motherboard IrDA

For motherboards with a IrDA compliant Infrared Module connector.

1 2 3 4 5

• • • • •

5 PIN IDC MALE at the motherboard.

- Pin Nam Description
- e 1 +5v Power
- 2 n/c Not connected
- 3 IRRX IR Module data received
- 4 GND System GND
- 5 IRTX IR Module data transmit

Contributor: <u>Rob Gill</u>

Source: ASUS motherboard manual Please send any comments to <u>Joakim Ögren</u>.



Motherboard CPU Cooling fan

123

3 PIN IDC MALE at the motherboard

Pin Nam

e

1 GND 2 +12V

2 +12V 3 GND

Contributor: Rob Gill

Source: ASUS Motherboard Manual

Ethernet 10/100Base-T Connector



Ethernet 10/100Base-T

Same connector and pinout for both 10Base-T and 100Base-TX.

(At the network interface cards/hubs)

(At the cables)

RJ45 FEMALE CONNECTOR at the network interface cards/hubs.

RJ45 MALE CONNECTOR at the cables.

Pin Nam Description

- e 1 TX+ Trancieve Data+
- 2 TX- Trancieve Data-
- 3 RX+ Receive Data+
- 4 n/c Not connected
- 5 n/c Not connected
- 6 RX- Receive Data-
- 7 n/c Not connected
- 8 n/c Not connected

Note: TX & RX are swapped on Hub's.

Contributor: Joakim Ögren, Jeffrey R. Broido

Source: ?

This the e-mail address: broidoj@gti.net

Choose this address in your e-mail reader.

Ethernet 100Base-T4 Connector



Ethernet 100Base-T4

100Base-T4 uses all four pairs. 100Base-TX only uses two pairs.

(At the cables)

+

RJ45 FEMALE CONNECTOR at the network interface cards/hubs. RJ45 MALE CONNECTOR at the cables.

Pin Name Description

- 1 TX_D1 Trancieve Data+
- 2 TX D1 Trancieve Data-
- 3 RX_D2 Receive Data+
- 4 BI D3+ Bi-directional Data+
- 5 BI D3- Bi-directional Data-
- 6 RX_D2 Receive Data-
- 7 BI D4+ Bi-directional Data+
- 8 BI D4- Bi-directional Data-

Note: TX & RX are swapped on Hub's. Don't know about Bi-directional data.

Contributor: Joakim Ögren, Kim Scholte

Source: ?

This the e-mail address: KScholte@BigFoot.Com

Choose this address in your e-mail reader.

AUI Connector



AUI

Is the directions right???

(At the Ethernet card)

15 PIN D-SUB FEMALE at the Ethernet card.

Pin Description

- 1 control in circuit shield
- 2 control in circuit A
- 3 data out circuit A
- 4 data in circuit shield
- 5 data in circuit A
- 6 voltage common
- 7?
- 8 control out circuit shield
- 9 control in circuit B
- 10 data out circuit B
- 11 data out circuit shield
- 12 data in circuit B
- 13 voltage plus
- 14 voltage shield
- 15 ?

Contributor: Joakim Ögren

Source: Tommy's pinout Collection by Tommy Johnson



Atari 2600 Cartridge

Top D3 D4 D5 D6 D7 A12 A10 A11 A9 A8 +5V SGND --1- --2- --3- --4- --5- --6- --7- --8- --9- -10- -11- -12-GND D2 D1 D0 A0 A1 A2 A3 A4 A5 A6 A7 Bottom

UNKNOWN CONNECTOR at the Atari. Connect a 2716 or 2732/2532 EPROM.

Top Row

Pin	2716 Pin	CPU Name	Description
1	13	D3	Data 3
2	14	D4	Data 4
3	15	D5	Data 5
4	16	D6	Data 6
5	17	D7	Data 7
6	*	A12	Address 12
7	19	A10	Address 10
8	n/c	A11	Address 11
9	22	A9	Address 9
10	23	A8	Address 8
11	24	+5V	+5 VDC
12	12	SGND	Shield Ground

* to inverter and back to 18 for chip select

Bottom Row

Pin	2716 Pin	CPU Name	Description
1	1	A7	Address 7
2	2	A6	Address 6
3	3	A5	Address 5
4	4	A4	Address 4
5	5	A3	Address 3
6	6	A2	Address 2
7	7	A1	Address 1
8	8	A0	Address 0
9	9	D0	Data 0
10	10	D1	Data 1
11	11	D2	Data 2
12	n/c	GND	Ground
Contributor: <u>Joakim Ögren</u>			

Source: Classic Atari 2600/5200/7800 Game Systems FAQ



Atari 5200 Cartridge

(At the Atari)

UNKNOWN CONNECTOR at the Atari.

Pin Name

- 1 D0
- 2 D1
- 3 D2
- 4 D3
- 5 D4
- 6 D5
- 7 D6
- 8 D7
- 9 Enable 80-8F
- 10 Enable 40-7F
- 11 Not Connected
- 12 Ground
- 13 Ground
- 14 Ground (System Clock 02 on 2 port)
- 15 A6
- 16 A5
- 17 A2
- 18 Interlock
- 19 A0
- 20 A1
- 21 A3
- 22 A4
- 23 Ground
- 24 Ground (Video In on 2 port)
- 25 Ground
- 26 +5 VDC
- 27 A7
- 28 Not Connected
- 29 A8
- 30 Audio In (2 port)
- 31 A9
- 32 A13
- 33 A10
- 34 A12
- 35 A11
- 36 Interlock

Contributor: Joakim Ögren

Source: Classic Atari 2600/5200/7800 Game Systems FAQ



Atari 5200 Expansion

UNKNOWN CONNECTOR at the Atari.

Pin Name

- 1 +5 VDC
- 2 Audio Out (2 port)
- 3 Ground
- 4 R/W Early
- 5 Enable E0-EF
- 6 D6
- 7 D4
- 8 D2
- 9 D0
- 10 IRQ
- 11 Ground
- 12 Serial Data In
- 13 Serial In Clock
- 14 Serial Out Clock
- 15 Serial Data Out
- 16 Audio In
- 17 A14
- 18 System Clock 01
- 19 A11
- 20 A7
- 21 A6
- 22 A5
- 23 A4
- 24 A3
- 25 A2
- 26 A1
- 27 A0
- 28 Ground
- 29 D1
- 30 D3
- 31 D5
- 32 D7
- 33 Not connected
- 34 Ground
- 35 Not connected
- 36 +5 VDC

Contributor: Joakim Ögren

Source: Classic Atari 2600/5200/7800 Game Systems FAQ



Atari 7800 Cartridge

UNKNOWN CONNECTOR at the Atari.

Pin	Name	Description
1	R/W	Read/Write
2	HALT	Halt
3	D3	Data 3
4	D4	Data 4
5	D5	Data 5
6	D6	Data 6
7	D7	Data 7
8	A12	Address 12
9	A10	Address 10
10	A11	Address 11
11	A9	Address 9
12	A8	Address 8
13	+5V	+5 VDC
14	GND	Ground
15	A13	Address 13
16	A14	Address 14
17	A15	Address 15
18	EAUDI	EAudio ???
	0	
19	A7	Address 7
20	A6	Address 6
21	A5	Address 5
22	A4	Address 4
23	A3	Address 3
24	A2	Address 2
25	A1	Address 1
26	A0	Address 0
27	D0	Data 0
28	D1	Data 1
29	D2	Data 2
30	Gnd	Gnd
31	IRQ	Interrupt
32	CLK2	Clock 2 ???
Contributor: <u>Joakim Ögren</u>		

Source: Classic Atari 2600/5200/7800 Game Systems FAQ

Atari 7800 Expansion Connector



Atari 7800 Expansion

+5v CVideo MLum0 Mlum3 Blank OscDis ExtMen Gnd Gnd --1-- --2-- --3-- --4-- --5-- --6-- --7-- ---8-- --9---18-- -17-- -16-- -15-- -14-- -13-- -12-- --11-- -10--MCol MLum2 MLum1 Msync Clk2 ExtOsc Gnd Audio Rdv (At the Atari) UNKNOWN CONNECTOR at the Atari. Pin Name Description 1 GND Ground 2 +5V +5 VDC CVIDE 3 Input to RF modulator (Video+Audio) Ο 4 MLUM0 Maria Luminance Bit 0 5 MLUM3 Maria Luminance Bit 3 6 BLANK Blanking output 7 OSCDI Disable 14.31818 MHz Master Clock S 8 EXTME External Maria Enable Input Ν 9 GND Ground 10 EXTOS External clock to replace Master Clock С CLK2 11 Phase 2 Clock from the 6502 MSYNC Maria Composite Sync 12 13 MLUM1 Maria Luminance Bit 1 14 MLUM2 Maria Luminance Bit 2 15 MCOL Maria Color Phase Angle 16 RDY Input to the 6502 17 AUDIO Audio

18 GND Ground

Contributor: Joakim Ögren

Source: Classic Atari 2600/5200/7800 Game Systems FAQ, Pinout by Harry Dodgson

Atari Cartridge Port Connector



Atari Cartridge Port

(At the Computer)

(At the Devices) 40 PIN EDGE ?? at the Computer. 40 PIN EDGE ?? at the Devices. Pin Nam Description е 1 +5V +5 VDC 2 +5V +5 VDC 3 D14 Data 14 4 D15 Data 15 5 D12 Data 12 6 D13 Data 13 7 D10 Data 10 8 D11 Data 11 9 D8 Data 8 10 D9 Data 9 11 D6 Data 6 12 D7 Data 7 13 D4 Data 4 14 D5 Data 5 15 D2 Data 2 16 D3 Data 3 17 D0 Data 0 18 D1 Data 1 19 A13 Address 13 20 A15 Address 15 21 A8 Address 8 22 A14 Address 14 23 A7 Address 7 24 A9 Address 9 25 A6 Address 6 26 A10 Address 10 27 A5 Address 5 28 A12 Address 12 29 A11 Address 11 30 A4 Address 4 31 RS3 **ROM Select 3** 32 A3 Address 3 33 RS4 ROM Select 4

- 34 A2 Address 2
- 35 UDS Upper Data Strobe
- 36 A1 Address 1
- 37 LDS Lower Data Strobe
- 38 GND Ground
- 39 GND Ground
- 40 GND Ground

Contributor: Joakim Ögren, Lawrence Wright, Steve & Sally Blair

Source: ?

GameBoy Cartridge Connector



GameBoy Cartridge

Available on the Nintendo GameBoy.

 \sim

(At the GameBoy)				
UNKNOWN CONNECTOR at the GameBoy.				
Pin	Name	Description		
1	VCC	+5 VDC		
2	?	? Connected on Gameboy, but not used on GamePaks.		
3	/	Reset		
	RESE			
	Т			
4	/WR	Write		
5	?	? Used by paging PAL on high capacity GamePaks.		
6	A0	Address 0		
7	A1	Address 1		
8	A2	Address 2		
9	A3	Address 3		
10	A4	Address 4		
11	A5	Address 5		
12	A6	Address 6		
13	A7	Address 7		
14	A8	Address 8		
15	A9	Address 9		
16	A10	Address 10		
17	A11	Address 11		
18	A12	Address 12		
19	A13	Address 13		
20	A14	Address 14		
21	/CS	Chip Select		
22	D0	Data 0		
23	D1	Data 1		
24	D2	Data 2		
25	D3	Data 3		
26	D4	Data 4		
27	D5	Data 5		
28	D6	Data 6		
29	D7	Data 7		
30	/RD	Read		
21	2	2 Connected on Complexy but not used on Come Pake		

? Connected on Gameboy, but not used on Game-Paks. 31 ?

32 GND Ground

Contributor: Joakim Ögren

Source: Nintendo GameBoy FAQ, Pinout by Peter Knight & Josef Mollers

This is the URL for the WWW page:

http://www.freeflight.com/fms/stuff/gameboy.faq

Open this address in your WWW browser.

MSX Expansion Connector

UPDATED
UPDATED
UPDATED

MSX Expansion

49 47 45 5 3 1 +----+ | ННН //ННН | | ====== / /===== | | H H H// H H H | +----+ 50 48 46 6 4 2 (At the Computer) 50 PIN ?? at the Computer. Pin Name **Dir Description** Memory Read in addresses 4000-7FFF /CS1 1 2 /CS2 Memory Read in addresses 8000-BFFF 3 Memory Read in addresses 4000-BFFF /CS12 Low when Slot 2 (cartridge slot) is selected 4 /SLTSL 5 Not connected. n/c Prefresh signal from CPU 6 /RFSH OC, Tells CPU to wait. Refresh signal is not maintained 7 /WAIT 8 /INT ^{UPDR} OC, Requests a interrupt to CPU (call to addr 38h) 9 CPU fetches first part of intruction from memory. /M1 NC, was used to control the data direction. 10 /BUSDIR I/O request signal. (Address=Port) 11 /IORQ Memory request signal. (Address=Address) 12 /MREQ 13 Write signal (strobe) /WR Read signal (strobe) 14 /RD Reset 15 /RESET 16 n/c Not connected. Address 0 17 A0 Address 1 18 A1 Address 2 19 A2 Address 3 20 A3 Address 4 21 A4 Address 5 22 A5 23 Address 6 A6 Address 7 24 A7 Address 8 25 A8 Address 9 26 A9 27 A10 VPDA Address 10 Address 11 28 A11 29 Address 12 A12 30 A13 Address 13 Address 14 31 A14

32	A15	UPDA Address 15	
33	D0	^{UPDA} Data 0	
34	D1	UPDA Data 1	
35	D2	UPDA Data 2	
36	D3	UPDA Data 3	
37	D4	UPDA Data 4	
38	D5	UPDH Data 5	
39	D6	UPDF Data 6	
40	D7	UPDA Data 7	
41	GND	UPDH Ground	
42	CLOCK	CPU clock, 3.579 MHz	
43	GND	Cround Ground	
44	SW1	- NC, Insert/remove detection for protection	
45	+5V	VPDF +5 VDC (300mA max /slot)	
46	SW2	- NC, Insert/remove detection for protection	
47	+5V	+5 VDC (300mA max /slot)	
48	+12V	+12 VDC (50mA max /slot)	
49	SOUNDI	^{JPDR} Sound input (-5dBm)	
	N		
50	-12V	-12 VDC (50mA max /slot)	
Note: Direction is Computer relative Peripheral.			
Contr	ibutor: Joakin	n Ögren	

Contributor: <u>Joakim Ogren</u>

Source: <u>Mayer's SV738 X'press I/O map</u>



Vic 20 Memory Expansion

Availble on Commodore Vic 20 computers. On the left side.

1 TOP 22 +----+ +----+ BOTTOM Α Ζ (At the Computer) UNKNOWN CONNECTOR at the Computer. Name Description Pin А GND Ground Address 0 В CA0 С CA1 Address 1 D CA2 Address 2 Е CA3 Address 3 F CA4 Address 4 Н CA5 Address 5 J CA6 Address 6 Κ CA7 Address 7 CA8 L Address 8 Address 9 Μ CA9 Ν CA10 Address 10 Ρ CA11 Address 11 R CA12 Address 12 S CA13 Address 13 Т I/O 2 Decoded I/O block 2, starting at \$9130 U I/O 3 Decoded I/O block 3, starting at \$9140 V S02 Phase 2 System Clock W Non maskable Interrupt /NMI Х 1 6502 Reset RESE Т Υ n/c Not connected Ζ GND Ground 1 GND Ground 2 CD0 Data 0 3 CD1 Data 1 4 CD2 Data 2 5 CD3 Data 3 6 CD4 Data 4 7 CD5 Data 5

- 8 CD6 Data 6
- 9 CD7 Data 7
- 10 /BLK 1 BLK 1 (Memory location \$2000 \$3fff)
- 11 /BLK 2 BLK 2 (Memory location \$4000 \$5fff)
- 12 /BLK 3 BLK 3 (Memory location \$6000 \$7fff)
- 13 /BLK 5 BLK 5 (Memory location \$a000 \$bfff)
- 14 RAM 1 RAM 1 (Memory location \$0400 \$07ff)
- 15 RAM 2 RAM 2 (Memory location \$0800 \$0bff)
- 16 RAM 3 RAM 3 (Memory location \$0c00 \$0fff)
- 17 V R/W Read/Write from Vic chip (1=R, 0=W)
- 18 C R/W Read/Write from CPU (1=R, 0=W)
- 19 /IRQ 6502 Interrupt Request
- 20 n/c Not connected
- 21 +5V +5 VDC
- 22 GND Ground

Contributor: Joakim Ögren

Sources: Inside your Vic 20 by Ward Shrake

Sources: "The Vic Revealed" by Nick Hampshire, 1982, Hayden Book Co, Inc. Sources: "Vic20 Programmer's Reference Guide", 1992, Commodore Business, Machines, Inc. and Howard W. Sams & Company, Inc.

This is the URL for the WWW page: http://ccnga.uwaterloo.ca/pub/cbm/vic-20/cartgrab.txt Open this address in your WWW browser. This the e-mail address: wardshrake@aol.com

Choose this address in your e-mail reader.



C64 Cartridge Expansion

(At the computer) 44 PIN FEMALE EDGE at the computer. Name Description Pin 1 GND Ground 2 +5V +5 Volts DC 3 +5V +5 Volts DC 4 /IRQ Interrupt Request 5 /CR/W 6 DOTCL Dot Clock Κ 7 I/O 1 8 /GAME Game 9 1 EXROM 10 I/O 2 11 /ROML ROM Low 12 BA 13 /DMA 14 CD7 Cartridge Data 7 Cartridge Data 7 15 CD6 16 CD5 Cartridge Data 7 17 CD4 Cartridge Data 7 18 CD3 Cartridge Data 7 19 CD2 Cartridge Data 7 20 CD1 Cartridge Data 7 21 CD0 Cartridge Data 7 22 GND Ground А GND Ground В /ROMH **ROM High** С **/RESET** Reset D /NMI Non Maskable Interrupt Е S02 F CA15 Cartridge Address 15 Н CA14 Cartridge Address 14 Cartridge Address 13 J CA13 Κ CA12 Cartridge Address 12 L CA11 Cartridge Address 11

M CA10 Cartridge Address 10

Ν	CA9	Cartridge Address 9
Р	CA8	Cartridge Address 8
R	CA7	Cartridge Address 7
S	CA6	Cartridge Address 6
Т	CA5	Cartridge Address 5
U	CA4	Cartridge Address 4
V	CA3	Cartridge Address 3
W	CA2	Cartridge Address 2
Х	CA1	Cartridge Address 1
Y	CA0	Cartridge Address 0
Z	GND	Ground
	Ann In alim	Örungun Amerika Maganalungan

Contributor: Joakim Ögren, Arwin Vosselman

Source: Commodore 64 Programmer's Reference Guide

C64 User Port Connector



C64 User Port

24 PIN MALE EDGE (DZM 12 DREH) at the computer.

Pin	Name	Description
1	GND	Ground
2	+5V	+5 VDC (100 mA max)
3	/	Reset
	RESET	
4	CNT1	Counter 1
5	SP1	Serial Port 1
6	CNT2	Counter 2
7	SP2	Serial Port 2
8	/PC2	
9	ATN	Serial Attention In
10		+9 VAC (100 mA max)
10		+9 VAC (100 mA max)
12	GND	Ground
12	OND	Clouid
А	GND	Ground
B		Flag 2
D	, FLAG2	T lag Z
C		Data 0
C D	PB0	Data 0 Data 1
D	PB0 PB1	Data 1
D E	PB0 PB1 PB2	Data 1 Data 2
D E F	PB0 PB1 PB2 PB3	Data 1 Data 2 Data 3
D E F H	PB0 PB1 PB2 PB3 PB4	Data 1 Data 2 Data 3 Data 4
D E F H J	PB0 PB1 PB2 PB3 PB4 PB5	Data 1 Data 2 Data 3 Data 4 Data 5
D E F H	PB0 PB1 PB2 PB3 PB4	Data 1 Data 2 Data 3 Data 4
D F H J K	PB0 PB1 PB2 PB3 PB4 PB5 PB6	Data 1 Data 2 Data 3 Data 4 Data 5 Data 6
D E F J K L	PB0 PB1 PB2 PB3 PB4 PB5 PB6 PB7	Data 1 Data 2 Data 3 Data 4 Data 5 Data 6 Data 7

Contributor: Joakim Ögren, Nikolas Engström, Arwin Vosselman

Source: Commodore 64 Programmer's Reference Guide

This the e-mail address:

nikolas.engstrom@pop.landskrona.se

Choose this address in your e-mail reader.



C128 Expansion Bus

Availble at the Commodore 128.

(At the computer)

44 PIN FEMALE EDGE at the computer.			
Pin	Name	Description	
1	GND	System Ground	
2	+5V	System Vcc	
3	+5V	System Vcc	
4	/IRQ	Interrupt request	
5	R/W	System Read/Write Signal	
6	DClock	8.18MHz Video Dot Clock	
7	I/O1	I/O Chip select \$de00-deff	
8	/GAME	Sensed for memory map configuration	
9	1	Sensed for memory map configuration	
	EXRO		
	М		
10	I/O2	I/O Chip select \$df00-dfff	
11	/ROML	External ROM select \$8000-Bfff	
12	BA	Bus available output	
13	/DMA	Direct memory acces input	
14	D7	Data bit 7	
15	D6	Data bit 6	
16	D5	Data bit 5	
17	D4	Data bit 4	
18	D3	Data bit 3	
19	D2	Data bit 2	
20	D1	Data bit 1	
21	D0	Data bit 0	
22	GND	System Ground	
	••••		
٨	GND	System Cround	
A		System Ground	
B C	/ROMH	External ROM Select \$c000-ffff	
C		System Reset Signal	
	RESET	Nee Meekekle lateraust	
D	/NMI	Non-Maskable Interrupt	
E	1MHz	System 1MHz clock	
F	TA15	Translated address bit 15	
Н	TA14	Translated address bit 14	
J	TA13	Translated address bit 13	
K	TA12	Translated address bit 12	
L	TA11	Translated address bit 11	

Μ	TA10	Translated address bit 10
Ν	TA9	Translated address bit 9
Р	TA8	Translated address bit 8
R	SA7	Shared address bit 7
S	SA6	Shared address bit 6
Т	SA5	Shared address bit 5
U	SA4	Shared address bit 4
V	SA3	Shared address bit 3
W	SA2	Shared address bit 2
Х	SA1	Shared address bit 1
Y	SA0	Shared address bit 0
Z	GND	System Ground

Contributor: <u>Rob Gill</u>

Source: Commodore 128 Programmers reference guide.



C16/C116/+4 Expansion Bus

Availble on Commodore C16, C116 and +4 computers.

(At the Computer)

50 PIN FEMALE EDGE (2 mm pitch) at the Computer.

Pin	Name	Description
1	GND	Ground
2	+5V	+5 VDC
3	+5V	+5 VDC
4	/IRQ	
5	R/W	Read/Write (1=Read, 0=Write)
6	C1HIG H	External Cartridge Chip Selects C1 High
7	C2LO W	External Cartridge Chip Selects C2 Low (reserved)
8	C2HIG H	External Cartridge Chip Selects C2 High (reserved)
9	/CS1	Chip Select Line 1
10	/CS0	Chip Select Line 0
11	/CAS	Column Address Strobe
12	MUX	DRAM address multiplex control signal
13	BA	Bus Availble (Low=DMA)
14	D7	Data 7
15	D6	Data 6
16	D5	Data 5
17	D4	Data 4
18	D3	Data 3
19	D2	Data 2
20	D1	Data 1
21	D0	Data 0
22	AEC	Address Enable Code
23	EAI	External Audio In
24 25	PHI 2 GND	Artificial Phi 2 signal
25 A	GND	Ground Ground
B	C1LO	External Cartridge Chip Selects C1 Low
Б	W	External Cartridge Chip Selects CT Low
С	/	Reset
	RESE T	
D	/RAS	Row Address Strobe
Е	PHI 0	Artificial Phi 0 Signal

F	A15	Address 15
Н	A14	Address 14
J	A13	Address 13
Κ	A12	Address 12

- L A11 Address 11
- M A10 Address 10
- N A9 Address 9
- P A8 Address 8 R A7 Address 7
- S A6 Address 6
- T A5 Address 5
- U A4 Address 4
- V A3 Address 3
- W A2 Address 2
- X A1 Address 1
- Y A0 Address 0
- Z n/c Not connected
- AA n/c Not connected
- BB n/c Not connected
- CC GND Ground

PHI 2: Address valid on the rising edge, data valid on the falling edge

Contributor: Joakim Ögren, Arwin Vosselman

Sources: Usenet posting in comp.sys.cbm, <u>Pinout specs fort cbm machines needed</u> by <u>Lonnie McClure</u> Sources: SAMS Computerfacts CC8 Commodore 16. Sources: Article in C'T September 1986.

This the e-mail address: Imcclure@delphi.com

Choose this address in your e-mail reader.

+4 User Port Connector



+4 User Port

Availble on Commodore +4 computer.

(At the Computer)

UNKNOWN CONNECTOR at the Computer.

Pin	Name	Description
1	GND	Ground
2	+5V	+5 VDC
3	/	?
	BRESE	
	Т	
4	P2/CSE	Data 2/Cassette Sense
5	P3	Data 3
6	P4	Data 4
7	P5	Data 5
8	RxC	Receive Clock
9	ATN	Attention?
10	+9V	+9 VAC
11	+9V	+9 VAC
12	GND	Ground
А	GND	Ground
В	P0	Data 0
С	RxD	Receive Data
D	RTS	Request to Send
Е	DTR	Data Terminal Ready
F	P7	Data 7
G	DCD	Data Carrier Detect
Н	P6	Data 6
I	CTS	Clear to Send
J	DSR	Data Set Ready
к	TxD	Transmit Data

- K TxD Transmit Data
- L GND Ground

Contributor: Joakim Ögren, Arwin Vosselman

Sources: Usenet posting in comp.sys.cbm, <u>Pinout specs fort cbm machines needed</u> by <u>Lonnie McClure</u> Sources: SAMS Computerfacts CC8 Commodore 16.



CDTV Diagnostic Slot

(At the computer)

80 PIN ??? CONNECTOR at the computer.

Pin	Name	Description
1	GND	Ground
2	GND	Ground
3	VCC	+5 VDC
4	VCC	+5 VDC
5	/	Configout AutoConfig signal (not connected)
	CFGOU	
-	T	
6	/CFGIN	Configin AutoConfig signal (grounded)
7	GND	Ground
8	CCKQ	3.58 MHz CCKQ clock (C3)
9	CDAC	7.16 MHz CDAC clock (90° before system clock)
10	CCK	3.58 MHz CCK clock (C1)
11	/OVR	Override (Disables /DTACK generation of Gary)
12	XRDY	External Ready (Generates wait states while low).
13	/INT2	Level 2 Interrupt
14	n/c	not connected
15	A5	Address Bus 5
16	/INT6	Level 6 Interrupt
17	A6	Address Bus 6
18	A4	Address Bus 4
19	GND	Ground
20	A3	Address Bus 3
21	A2	Address Bus 2
22	A7	Address Bus 7
23	A1	Address Bus 1
24	A8	Address Bus 8
25	/FC0	Processor Function Code Status (bit 0)
26	A9	Address Bus 9
27	/FC1	Processor Function Code Status (bit 1)
28	A10	Address Bus 10
29	/FC2	Processor Function Code Status (bit 2)
30	A11	Address Bus 11
31	GND	Ground
32	A12	Address Bus 12
33	A13	Address Bus 13
34	/IPL0	Interrupt Priority Level (bit 0)
35	A14	Address Bus 14

~~		
36	/IPL1	Interrupt Priority Level (bit 1)
37	A15	Address Bus 15
38	/IPL2	Interrupt Priority Level (bit 2)
39	A16	Address Bus 16
40	/BERR	Bus Error
41	A17	Address Bus 17
42	/VPA	Valid Peripheral Address (asserted by Gary)
43	GND	Ground
44	E	E Clock
45	/VMA	Valid Memory Address (asserted by Gary)
46	A18	Address Bus 18
47	/RST	Reset
48	A19	Address Bus 19
49	/HLT	Halt
50	A20	Address Bus 20
51	A22	Address Bus 22
52	A21	Address Bus 21
53	A23	Address Bus 23
54	/BR	Bus Request
55	GND	Ground
56		Bus Grant Acknowledge
57	D15	Data Bus 15
58	/BG	Bus Grant
59	D14	Data Bus 14
60	/DTACK	
61	D13	Data Bus 13
62	R/W	Read/Write (high=read, low=write)
63	D12	Data Bus 12
64	/LDS	Lower Data Strobe
65	D11	Data Bus 11
66	/UDS	Upper Data Strobe
67	GND	Ground
68	/AS	Address Strobe
69	D0	Data Bus 0
70	D10	Data Bus 0
71	D10	Data Bus 1
72	D9	Data Bus 1
73	D9 D2	Data Bus 9
73 74	D2 D8	Data Bus 2 Data Bus 8
75 76	D3	Data Bus 3
76 77	D7	Data Bus 7
77	D4	Data Bus 4
78	D6	Data Bus 6
79	GND	Ground
80	D5	Data Bus 5
Nlota	· Din 7 80	is equivalent with the Amiga 500's pin 13_86 at the 86 pin Amig

Note: Pin 7-80 is equivalent with the Amiga 500's pin 13-86 at the 86 pin Amiga 500

connector. Contributor: <u>Joakim Ögren</u> Source: <u>Darren Ewaniuk's CDTV Technical Information</u> Please send any comments to <u>Joakim Ögren</u>.

CDTV Expansion Slot Connector



CDTV Expansion Slot

8 10 12 14 16 18 20 22 24 26 28 30 2 4 6 -- -- -- -- -- -- -- -- --___ ___ -- -- -- -- -- -- -- -- -- --_ _ __ __ 1 3 5 7 9 11 13 15 17 19 21 24 25 27 29 (At the computer) 30 PIN ??? CONNECTOR at the computer. Pin Name Description 1 GND Ground 2 GND Ground 3 VCC +5 VDC 4 VCC +5 VDC 5 SD1 Data Bus 1 6 SD0 Data Bus 0 7 SD3 Data Bus 3 8 SD2 Data Bus 2 9 SD5 Data Bus 5 10 SD4 Data Bus 4 11 SD7 Data Bus 7 12 SD6 Data Bus 6 13 DMA Request / SDRE Q 14 /INTX Interrupt Request 15 /CSS Chip Select 16 1 **DMA Acknowledge** SDACK 17 /IOR I/O Read 18 /IOW I/O Write 19 A8 Address Bus 8 20 7M 7.16 MHz System Clock 21 A6 Address Bus 6 22 A7 Address Bus 7 23 A4 Address Bus 4 24 A5 Address Bus 5 25 A2 Address Bus 2 26 A3 Address Bus 3 27 /IFRST +5 VDC 28 A1 Address Bus 1 29 GND Ground 30 GND Ground

Contributor: <u>Joakim Ögren</u> Source: <u>Darren Ewaniuk's CDTV Technical Information</u> Please send any comments to <u>Joakim Ögren</u>.



PC-Engine Cartridge

Availble on the PC Engine.

UNKNOWN CONNECTOR at the PC Engine.

Pin		Description
1	е ?	
2	?	
3	A18?	Address 18
4	A16	Address 16
5	A15	Address 15
6	A12	Address 12
7	A7	Address 7
8	A6	Address 6
9	A5	Address 5
10	A4	Address 4
11	A3	Address 3
12	A2	Address 2
13	A1	Address 1
14	A0	Address 0
15	D0	Data 0
16	D1	Data 1
17 10	D2 GND	Data 2 Ground
18 19	D3	Data 3
20	D3 D4	Data 3 Data 4
20	D5	Data 5
22	D6	Data 6
23	D7	Data 7
24	/CE	Chip Select
25	A10	Address 10
26	/OE	Output
		Enable
27	A11	Address 11
28	A9	Address 9
29	A8	Address 8
30	A13	Address 13
31	A14	Address 14
32	A17	Address 17
33	A19?	Address 19
34	R/W	Read/Write

35 ?

36 ?

37 ?

38 +5V +5 VDC

Pin 1 is the short pin on the left (if the card is to inserted forwards) Pin 38 is the long pin on the right.

Contributor: Joakim Ögren

Source: Video Games FAQ (Part 3), Pinout by David Shadoff

This the e-mail address:

daves@interlog.com

Choose this address in your e-mail reader.

SNES Cartridge Connector



SNES Cartridge

Availble on the Nintendo SNES.

+-----+ | 32 33 34 35 | 36 37 38 39 40 //53 55 56 57 58 | 59 60 61 62 | 01 02 03 04 | 05 06 07 08 09// 22 24 25 26 27 | 28 29 30 31 | +-----+ (At the SNES) UNKNOWN CONNECTOR at the SNES. Pin Name Description 1 2 3 4 5 GND Ground 6 A11 Address 11 7 A10 Address 10 8 A9 Address 9 9 A8 Address 8 10 A7 Address 7 11 A6 Address 6 12 A5 Address 5 13 A4 Address 4 14 A3 Address 3 Address 2 15 A2 16 A1 Address 1 17 A0 Address 0 18 /IRQ Interrupt 19 D0 Data 0 20 D1 Data 1 21 D2 Data 2 22 D3 Data 3 23 /READ Read 24 CIC ? 25 CIC ? 26 /RAM ENABLE RAM Enable 27 VCC +5 VDC 28 29 30

31				
32				
33				
34				
35				
36	GND	Ground		
37 38	A12 A13	Address 12 Address 13		
39	A13 A14	Address 13 Address 14		
40	A15	Address 15		
41	A16	Address 16		
42	A17	Address 17		
43	A18	Address 18		
44	A19	Address 19		
45	A20	Address 20		
46	A21	Address 21		
47	A22	Address 22		
48	A23	Address 23		
49 50	/ROM ENABLE D4	ROM Enable Data 4		
50 51	D4 D5	Data 5		
52	D6	Data 6		
53	D7	Data 7		
54	/WRITE	Write		
55	CIC	?		
56	CIC	?		
57	n/c	Not connected		
58	VCC	+5 VDC		
59				
60				
61				
62				
Contributor: <u>Joakim Ögren</u>				
Source: Video Cames EAO (Part 3) Pinout by T				

Source: Video Games FAQ (Part 3), Pinout by Thomas Rolfes

This the e-mail address: rolfes@uni-muenster.de

Choose this address in your e-mail reader.



TG-16 Cartridge

Availble on the TG-16. (At the TG-16) UNKNOWN CONNECTOR at the TG-16. Pin Nam Description е ? 1 2 ? 3 A18? Address 18 4 A16 Address 16 5 A15 Address 15 6 A12 Address 12 7 A7 Address 7 8 A6 Address 6 9 A5 Address 5 10 A4 Address 4 11 A3 Address 3 12 A2 Address 2 13 A1 Address 1 14 A0 Address 0 15 Data 7 D7 16 D6 Data 6 17 D5 Data 5 18 GND Ground 19 D4 Data 4 20 D3 Data 3 21 D2 Data 2 22 D1 Data 1 23 D0 Data 0 24 /CE Chip Select 25 A10 Address 10 26 /OE Output Enable 27 A11 Address 11 28 A9 Address 9 29 A8 Address 8 A13 30 Address 13 31 A14 Address 14 A17 32 Address 17 33 A19? Address 19 34 R/W Read/Write

35 ?

36 ?

37 ?

38 +5V +5 VDC

Pin 1 is the short pin on the left (if the card is to inserted forwards) Pin 38 is the long pin on the right.

Contributor: Joakim Ögren

Source: Video Games FAQ (Part 3), Pinout by David Shadoff

ZX Spectrum AY-3-8912 Connector

UPDATED UPDATED UPDATED

ZX Spectrum AY-3-8912

Can be found at Sinclair ZX Spectrum's, I think (At the computer) UNKNOWN CONNECTOR at the computer. Pin Name Description Sound C (Can be tied together with A & B) 1 SOUND С PORT 2 ? 3 VCC +5 VDC 4 SOUND Sound B (Can be tied together with A & C) В 5 SOUND A Sound A (Can be tied together with B & C) 6 GND Ground 7 ? PORT ? 8 PORT ? 9 PORT 10 ? PORT ? 11 PORT 12 PORT ? ? 13 PORT ? 14 CLOCK 15 CLOCK ? 16 RESET Reset 17 A8 Address 8? 18 BDIR ? ? 19 BC2 20 BC1 ? 21 D7 Data 7 22 D6 Data 6 23 D5 Data 5 24 D4 Data 4 25 D3 Data 3 26 D2 Data 2 27 D1 Data 1 28 D0 Data 0

Contributor: Joakim Ögren

Source: ZX Spectrum FAQ

This is the URL for the WWW page:

http://users.ox.ac.uk/~uzdm0006/Damien/speccy/pinouts.html Open this address in your WWW browser.

ZX Spectrum ULA Connector



ZX Spectrum ULA

Can be found at Sinclair ZX Spectrum's, I think

(At the computer)

UNKNOWN CONNECTOR at the computer.

		Description
Pin 1	Name	Description
2	/WR	Write
3	/RD	Read
4	/WE	Write Enable
5	A0	Address 0
6	A1	Address 1
7	A2	Address 2
8	A3	Address 3
9	A4	Address 4
10	A5	Address 5
11	A6	Address 6
12	/INT	Interrupt
13	+5V	+5 VDC (One of the +5V is decoupled through a RC-low-pass.)
14	+5V	+5 VDC (One of the +5V is decoupled through a RC-low-pass.)
15	U	Color-difference signals.
16	V	Color-difference signals.
17	/Y	Inverted Video+Sync.
18	D0	Data 0
19	Т0	Keyboard Data 0
20	T1	Keyboard Data 1
21	D1	Data 1
22	D2	Data 2
23	T2	Keyboard Data 2
24	Т3	Keyboard Data 3
25	D3	Data 3
26	T4	Keyboard Data 4
27	D4	Data 4
28	SOUND	Analog-I/O-line for beep, save and load.
29	D5	Data 5
30	D6	Data 6
31	D7	Data 7
32	CLOCK	The clock-source to the CPU including the inhibited T-states.
33	/IO-ULA	(A0(CPU) OR /IORQ) for the I/O-port FEh
34	/ROM	ROM ChipSelect
	CS	
35	/RAS	Row Address Strobe

35 /RAS Row Address Strobe

A14 Address 14
A15 Address 15
/MREQ ???
Q The 14 MHz crystal. Other side grounded through capacitor.

Contributor: Joakim Ögren

Source: ZX Spectrum FAQ

Spectravideo SVI318/328 Expansion Bus Connector



Spectravideo SVI318/328 Expansion Bus

(At the computer)

50 PIN MALE EDGE the computer.

Pin	Name	Dir Description
1	+5v	Power, 300mA
2	/CNTRL2	Game adaptor control signal
3	+12v	Power, 100mA
4	-12v	Power, 50mA
5	/CNTRL1	Game adaptor control signal
6	/WAIT	Z80 WAIT
7	/RST	280 RST
8	CPU CLK	Buffered 3.58MHz system clock
9	A15	Buffered Address bus
10	A14	UPDA "
11	A13	UPDA "
12	A12	UPDA "
13	A11	UPDA "
14	A10	UPDA "
15	A9	UPDA "
16	A8	UPDA "
17	A7	UPDA "
18	A6	UPDA "
19	A5	UPDA "
20	A4	UPDA "
21	A3	UPDA "
22	A2	UPDA "
23	A1	UPDA "
24	A0	UPDA "
25	/RFSH	RAM expansion refresh
26	/EXCSR	Video-CPU write select
27	/M1	280 M1
28	/EXCSW	CPU-Video write select
29	/WR	Z80 WR
30	/MREQ	Z80 MREQ
31	/IORQ	Z80 IORQ
32	/RD	280 RD
33	D0	I/O Buffered Data Bus
34	D1	I/O "
35	D2	I/O "
36	D3	I/O "
37	D4	I/O "

38	D5	I/O "			
39	D6	I/O "			
40	D7	I/O "			
41	CSOUND	💴 Audio input signal			
42	/INT	280 INT			
43	/RAMDIS	Disable user RAM			
44	/ROMDIS	Disable basic ROM			
45	/BK32	Enable bank 32 Memory (8000-ffff)			
46	/BK31	Enable bank 31 Memory (0000-7FFF)			
47	/BK22	Enable bank 22 Memory (8000-FFFF)			
48	/BK21	Enable bank 21 Memory (0000-7FFF)			
49	GND	- System Ground			
50	GND	- System Ground			
Contributer: <u>Rob Gill</u>					

Source: SVI 328 Mk II User Manual

Spectravideo SVI318/328 Game Cartridge Connector



Spectravideo SVI318/328 Game Cartridge

(At the computer)

30 PIN FEMALE EDGE at the computer.

Pin Nam

- е
- 1 +5v
- 2 +5v
- 3 A7
- 4 A12
- 5 A6
- 6 A13
- 7 A5
- 8 A8
- 9 A4
- 10 A9
- 11 A3
- 12 A11
- 13 A10
- 14 A2
- 15 A0
- 16 A1 17 D0
- 17 D0 18 D7
- 19 D1
- 20 D6
- 21 D2
- 22 D5
- 23 D3
- 24 D4
- 25 CCS3
- 26 CCS4
- 27 CCS1
- 28 CCS2
- 20 CC32 29 GND
- 30 GND

Contributer: <u>Rob Gill</u>

Source: SVI 328 mk II user manual

MIDI Out Connector



MIDI Out

MIDI=Musical Instrument Digital Interface.

(At the peripheral)

5 PIN DIN 180° (DIN41524) FEMALE at the peripheral. 5 PIN DIN 180° (DIN41524) MALE at the cable.

Pin Nam Description

- е
- 1 n/c Not connected
- 2 GND Ground
- 3 n/c Not connected
- 4 CSIN Current Sink K
- 5 CSR Current Source C

Contributor: Joakim Ögren

Source: ?

MIDI In Connector



MIDI In

MIDI=Musical Instrument Digital Interface.

(At the peripheral)

5 PIN DIN 180° (DIN41524) FEMALE at the peripheral. 5 PIN DIN 180° (DIN41524) MALE at the cable.

Pin Nam Description

- e 1 n/c Not conne
- 1 n/c Not connected 2 n/c Not connected
- 2 n/c Not connected 3 n/c Not connected
- 4 CSR Current Source
- C
- 5 CSIN Current Sink K

Contributor: Joakim Ögren

Source: ?

Minuteman UPS Connector

UPDATED
UPDATED
UPDATED

Minuteman UPS

Is the directions right???

(At the UPS)

9 PIN D-SUB ??? at the UPS.

- Pin Description
- 1 Unused
- 2 Battery power
- 3 Unused
- 4 Common (same as 7)
- 5 Low battery
- 6 RS-232 level shutdown
- 7 Common (same as 4)
- 8 Ground level shutdown (A500 and above, reserved on >A500)
- 9 Reserved

Pins 2 and 5 are connected to Common when they are true.

On pin 6, an rs-232 high level (>9V) will shutdown, when running off the battery. On pin 8, shorting to ground will shutdown.

Contributor: Joakim Ögren


Source: Tommy's pinout Collection by Tommy Johnson

C64 Power Supply Connector



C64 Power Supply

Availble at the Commodore 64.



7 PIN DIN 'O' FEMALE at the computer.

Pin Name

- Shield Ground 1
- 2 Shield Ground
- 3 Shield Ground
- 4 nc
- 5 +5v In
- 6 9Vac in
- 7 9Vac in

Contributor: Rob Gill

Source: Commodore 64 Programmers Reference Guide

Amstrad CPC6128 Stereo Connector



Amstrad CPC6128 Stereo

(At the computer)

GROUND R L (At the cable)
3.5 mm STEREO TELEPHONE FEMALE at the computer.
3.5 mm STEREO TELEPHONE MALE at the cable.
Pin Description
L Left Channel
R Right Channel
GND Ground
Contributor: <u>Joakim Ögren</u> , <u>Agnello Guarracino</u>
Source: Amstrad CPC6128 User Instructions Manual
Please send any comments to <u>Joakim Ögren</u> .

Connector Top 10 Menu



This is not exactly 10 entries, but the most common connectors. If you don't find what you're searching for here, look at the <u>full list</u>.

What does the the information that is listed for each connector mean? See the *tutorial*.

Buses:

- ISA (Technical)
- EISA (Technical)
- <u>PCI</u> <u>(Technical)</u>
- VESA LocalBus (VLB) (Technical)

In/Out:

- Serial (PC 9)
- Serial (PC 25)
- Parallel (PC)
- <u>Centronics Printer</u>

Video:

- <u>VGA (15)</u>
- <u>VGA (9)</u>
- Amiga Video

Joystick/Mouse:

- Gameport (PC)
- Mouse/Joy (Amiga)

Diskdrive:

Internal Diskdrive

Keyboard:

- Keyboard (5 PC)
- Keyboard (6 PC)

Data storage interfaces:

- <u>SCSI Internal</u>
- <u>SCSI External Centronics 50</u>
- SCSI External (Amiga/Mac)
- IDE Internal
- ATA Internal

Memories:

• <u>SIMM 30-pin</u>

• <u>SIMM 72-pin</u>

Home audio/video:

- <u>SCART</u> Networking:
- Ethernet 10Base-T

Last updated 1997-08-31.

(C) <u>Joakim Ögren</u> 1996,1997

Cable Menu

CABLE

UPDATED

What does the the information that is listed for each connector mean? See the <u>tutorial</u>.

Nullmodem:

- Nullmodem (9p to 9p)
- Nullmodem (9p to 25p)
- Nullmodem (25p to 25p)
- Mac to C64 Nullmodem

Modem:

- <u>Modem (9p to 25p)</u>
- Modem (25p to 25p)
- <u>Two-Wire Modem (9p to 25p)</u>
- Two-Wire Modem (25p to 25p)
- Macintosh Modem (With DTR)
- Macintosh Modem (Without DTR)
- RocketPort Serial (25) Cable UPDATED

Printer:

- <u>Centronics Printercable</u>
- Serial Printer (9p to 25p)
- Serial Printer (25p to 25p)
- <u>C64 Centronics Printer</u>

Parallel:

- LapLink/InterLink Parallel
- ParNet Parallel
- <u>64NET</u>
- <u>GEOCable</u>

Misc Serial:

- Cisco Console (9p)
- <u>Cisco Console (25p)</u>
- Conrad Electronics MM3610D (9p) UPDATED
- Conrad Electronics MM3610D (25p)
- Mac to HP48

Loopback plugs:

- Parallel Port Loopback (Norton)
- Parallel Port Loopback (CheckIt)
- Serial Port Loopback (9p Norton)

- Serial Port Loopback (25p Norton)
- Serial Port Loopback (9p CheckIt)
- Serial Port Loopback (25p CheckIt)

Data storage:

- Floppy cable
- IDE cable
- SCSI cable (Amiga/Mac)
- SCSI Cable (D-Sub to Hi D-Sub)
- ST506/412 cable
- ESDI cable
- Paravision SX1 to IDE

TV/Video/Monitor:

- <u>Video to TV SCART cable</u>
- Amiga to SCART cable
- 9 to 15 pin VGA cable
- <u>Amiga to C1084 Monitor cable</u>
- C128/C64C to CBM 1902A Monitor cable
- C128/C64C to SCART (S-Video) cable
- NeoGeo to SCART cable
 UPDATED

Networking:

- <u>Ethernet 10/100Base-T Crossover cable</u>
- Ethernet 10/100Base-T Straight Thru cable
- Ethernet 100Base-T4 Crossover cable

Misc:

- ParaLoad cable
- X1541 cable
- MIDI cable
- Misc unsupported cables

Last updated 1997-08-31.

(C) <u>Joakim Ögren</u> 1996,1997

Cable Tutorial



UPDATED

Short tutorial

Heading

First at each page there a short heading describing the cable.

Pictures of the connectors

After that there is at each page there is one or more pictures of the connectors. Sometimes there is some question marks only. This means that I don't know what kind of connector it is or how it looks.


(To the computer)

There may be some pictures I haven't drawn yet. I illustrate this with the following advanced picture:

(To the computer)

Normally are one or more pictures. These are seen from the front, and NOT the soldside. Holes (female connectors usually) are darkened. Look at the example below. The first is a female connector and the send a male. The texts insde parentheses will tell you at which kind of the device it will look like that.

(To the Computer)



Texts describing the connectors

Below the pictures there is texts that describes the connectors. Including the name of the physical connector.

25 PIN D-SUB MALE to the Computer 36 PIN CENTRONICS MALE to the Printer.

Pin table

The pin table is perhaps the information you're looking for. Should be simple to read. Contains mostly the following three columns; Name, Pin 1, Pin 2. Sometimes when not the same pin is connected to each side there is another column describing the name at connector 2.

	25-DSub	36-Cen
Strobe	1	1

Data Bit 0	2	2
Data Bit 1	3	3
Data Bit 2	4	4
Data Bit 3	5	5
Data Bit 4	6	6
Data Bit 5	7	7
Data Bit 6	8	8
Data Bit 7	9	9

Contributor & Source

All persons that helped me or sent me information about the connector will be listed here. The source of the information is perhaps a book or another site. I must admit that I'm bad at writing the source, but I'll try to fill in these in the future.

Contributor: Joakim Ögren

Source: Amiga 4000 User's Guide from Commodore

Nullmodem (9-9) Cable



UPDATED

Nullmodem (9-9) Cable

Use this cable between two \underline{DTE} devices (for instance two computers).

(To Computer 1).

9 PIN D-SUB FEMALE to Computer 1. 9 PIN D-SUB FEMALE to Computer 1.

-Sub 1	D-Sub 2	
	3	Transmit Data
	2	Receive Data
	6+1	Data Set Ready + Carrier Detect
	5	System Ground
+1	4	Data Terminal Ready
	8	Clear to Send
	7	Request to Send
•		3 2 6+1 5 +1 4

Note: DSR & CD are jumpered to fool the programs to think that their online.

Contributor: Joakim Ögren, Drew Sullivan, Niklas Edmundsson

Source: ?

This the e-mail address:

drew@ss.org

Choose this address in your e-mail reader.

Nullmodem (9-25) Cable



UPDATED

Nullmodem (9-25) Cable

Use this cable between two \underline{DTE} devices (for instance two computers).

UPDATED (To Computer 1).

9 PIN D-SUB FEMALE to Computer 2. 25 PIN D-SUB FEMALE to Computer 2.

	D-Sub 9	D-Sub 25	
Receive Data	2	2	Transmit Data
Transmit Data	3	3	Receive Data
Data Terminal Ready	4	6+8	Data Set Ready + Carrier Detect
System Ground	5	7	System Ground
Data Set Ready + Carrier Detect	6+1	20	Data Terminal Ready
Request to Send	7	5	Clear to Send
Clear to Send	8	4	Request to Send

Note: DSR & CD are jumpered to fool the programs to think that their online.

Contributor: Joakim Ögren, Drew Sullivan, Niklas Edmundsson

Source: ?

Nullmodem (25-25) Cable



UPDATED

Nullmodem (25-25) Cable

Use this cable between two \underline{DTE} devices (for instance two computers).

(To Computer 1).

UPDATED (To Computer 2). 25 PIN D-SUB FEMALE to Computer 1. 25 PIN D-SUB FEMALE to Computer 2.

	D-Sub 1	D-Sub 2	
Receive Data	3	2	Transmit Data
Transmit Data	2	3	Receive Data
Data Terminal Ready	20	6+8	Data Set Ready + Carrier Detect
System Ground	7	7	System Ground
Data Set Ready + Carrier Detect	6+8	20	Data Terminal Ready
Request to Send	4	5	Clear to Send
Clear to Send	5	4	Request to Send

Note: DSR & CD are jumpered to fool the programs to think that their online.

Contributor: Joakim Ögren, Drew Sullivan, Niklas Edmundsson

Source: ?

Mac to C64 Nullmodem Cable



Mac to C64 Nullmodem Cable

The RS-232 standard on the C64 is a little bit strange. It uses inverted TTL level for the signals. The RS-422 ports on the Macintosh has both an inverted and non-inverted input. By using the inverted instead of non-inverted the inverted C64 level is back to normal.

6 7 8 3 (****) 5 4 *** 2 (A

² (At the Computer)

8 PIN MINI-DIN MALE to the Macintosh. DZM 12 DREH to the C64 UserPort.

	Мас	C64	
GND+RXD-	4+5	1+12+A+	GND
		Ν	
RXD+	8	Μ	TXD (PA2)
TXD+	6	B+C	RXD (FLAG2+PB0)
		D+E	RTS+DTR (PB1+PB2)

Contributor: Joakim Ögren, Pierre Olivier

Source: Usenet posting in comp.sys.cbm, <u>A very simple C64 to Macintosh serial cable</u> by <u>Chris Baird</u> Please send any comments to <u>Joakim Ögren</u>. This is the URL for the WWW page: http://stekt.oulu.fi/~jopi/electronics/cbm/C64_to_mac Open this address in your WWW browser. This the e-mail address:

c8923075@cs.newcastle.edu.au

Choose this address in your e-mail reader.



Modem (9-25) Cable

This cable should be used for $\underline{\text{DTE to DCE}}$ (for instance computer to modem) connections with hardware handshaking.

(To Computer).

9 PIN D-SUB FEMALE to the Computer 25 PIN D-SUB MALE to the Modem

	Female	e Mal	Dir
		е	
Shield		1	UPDA
Transmit Data	3	2	UPDA
Receive Data	2	3	UPDA
Request to Send	7	4	UPDA
Clear to Send	8	5	UPDA
Data Set Ready	6	6	UPDA
System Ground	5	7	UPDA
Carrier Detect	1	8	UPDA
Data Terminal Ready	4	20	UPDA
Ring Indicator	9	22	UPDA
Contributor: <u>Joakim Ögren</u> ,	<u>Søren Grav</u>	ersen	

Source: ?

This the e-mail address: graver@post1.tele.dk

Choose this address in your e-mail reader.



Modem (25-25) Cable

This cable should be used for $\underline{\text{DTE to DCE}}$ (for instance computer to modem) connections with hardware handshaking.

(To Computer).

25 PIN D-SUB FEMALE to the Computer 25 PIN D-SUB MALE to the Modem

	Female	e Mal	Dir
		е	
Shield Ground	1	1	UPDA
Transmit Data	2	2	UPDA
Receive Data	3	3	UPDA
Request to Send	4	4	UPDA
Clear to Send	5	5	UPDA
Data Set Ready	6	6	UPDA
System Ground	7	7	UPDA
Carrier Detect	8	8	UPDA
Data Terminal Ready	20	20	UPDA
Ring Indicator	22	22	UPDA
Contributor: <u>Joakim Ögren</u> ,	<u>Søren Grav</u>	<u>ersen</u>	

Source: ?



Two-Wire Modem (9-25) Cable

This cable should be used for <u>DTE to DCE</u> (for instance computer to modem) connections without hardware handshaking.

(To Computer).

9 PIN D-SUB FEMALE to the Computer 25 PIN D-SUB MALE to the Modem					
	Female		Dir		
		е			
Shield Ground		1			
Transmit Data	3	2	UPDA		
Receive Data	2	3	UPDA		
System Ground	5	7			
Jumper these:					
Request to Send	7		UPDA		
Clear to Send	8		UPDA		
Data Set Ready	6		UPDA		
Carrier Detect	1		UPDA		
Data Terminal Ready	4		UPDA		
, ,					
Request to Send		4	UPDA		
Clear to Send		5	UPDA		
		•			
Data Set Ready		6	UPDA		
Carrier Detect		8	UPDA		
Data Terminal Ready		20	UPDA		
Contributor: <u>Joakim Ögren</u>					
Source: ?					
Blasse and any comments to locking)aran				



Two-Wire Modem (25-25) Cable

This cable should be used for <u>DTE to DCE</u> (for instance computer to modem) connections without hardware handshaking.

(To Computer).

(To Modem). 25 PIN D-SUB FEMALE to the Computer 25 PIN D-SUB MALE to the Modem Female Mal Dir				
Shield Ground	1	e 1		
Transmit Data	2 3 7	2	UPDA	
Receive Data	3	2 3 7	UPDA	
System Ground	1	1		
Jumper these:				
Request to Send	4		UPDA	
Clear to Send	5		UPDA	
Data Set Ready	6		UPDA	
Carrier Detect	8		UPDA	
Data Terminal Ready	20		UPDA	
Request to Send		4	UPDA	
Clear to Send		5	UPDA	
Clear to Seriu		5		
Data Set Ready		6	UPDA	
Carrier Detect		8	UPDA	
Data Terminal Ready		20	UPDA	
Contributor: <u>Joakim Ögren</u>				
Source: ?				
Discourse and any assumption to the last time &				



Macintosh Modem (With DTR) Cable

This cable should be used for $\underline{\text{DTE to DCE}}$ (for instance computer to modem) connections with DTR.

(To the Modem). 8 PIN MINI-DIN MALE to the Computer. 25 PIN D-SUB MALE to the Modem Ma Dir Modem С UPDF 4+20 HSKo 1 RTS+DT R UPDA 5 HSKi 2 CTS UPDA 2 3 TxD-TxD UPDA 3 5 RxD-**RxD** GND+RxD+ 4+8 -7 GND UPDA 8 5 GPi DCD Contributor: Joakim Ögren, Pierre Olivier Source: comp.sys.mac.comm FAQ Part 1 Please send any comments to Joakim Ögren.



Macintosh Modem (Without DTR) Cable

This cable should be used for $\underline{\text{DTE to DCE}}$ (for instance computer to modem) connections without DTR.

UPPATED (To the Modem).						
8 PIN MINI-DIN MALE to the Computer.						
25 PIN D-SU	3 MALE	to the	Modem			
	Мас	Dir	Modem			
HSKo	1	UPDATED	4	RTS		
HSKi	2	UPDATED	0	CTS		
TxD-	3	UPDATED		TxD		
RxD-	5	UPDATED	3	RxD		
GND+RxD+	4+8	-	7	GND		
			6+20	DSR+DT		
				R		
	,. ä	D '	or: ·			

Contributor: Joakim Ögren, Pierre Olivier

Source: <u>comp.sys.mac.comm FAQ Part 1</u>

RocketPort Serial (25) Cable



RocketPort Serial (25) Cable

Use this cable to connect a RocketPort serialport card to a modem.

(To the RocketPort card)

UPDATED (To the modem). RJ45 MALE CONNECTOR to the RocketPort card. 25 PIN D-SUB MALE to the modem

Description	RJ4 5	D-Sub	Dir
Request To Send	1	4	UPDA
Data Terminal Ready	2	20	UPDA
Ground	3	7	UPDA
Trancieve Data	3	2	UPDA
Receive Data	6	3	UPDA
Data Carrier Detect	6	8	UPDA
Data Set Ready	7	6	UPDA
Clear To Send	8	5	UPDA
Constributory looking Örgen	Korl Acho		

Contributor: Joakim Ögren, Karl Asha

Source: ?

Printer Cable

UPDATED UPDATED UPDATED

Printer Cable

(To the Computer)

(To the Printer) 25 PIN D-SUB MALE to the Computer 36 PIN CENTRONICS MALE to the Printer. 25-DSub 36-Cen

	29-D3ub	30-Cen
Strobe	1	1
Data Bit 0	2	2
Data Bit 1	3	3
Data Bit 2	4	4
Data Bit 3	5	5
Data Bit 4	6	6
Data Bit 5	7	7
Data Bit 6	8	8
Data Bit 7	9	9
Acknowledge	10	10
Busy	11	11
Paper Out	12	12
Select	13	13
Autofeed	14	14
Error	15	32
Reset	16	31
Select	17	36
Signal Ground	18	33
Signal Ground	19	19,20
Signal Ground	20	21,22
Signal Ground	21	23,24
Signal Ground	22	25,26
Signal Ground	23	27
Signal Ground	24	28,29
Signal Ground	25 Objected	30,16
Shield	Shield	Shield+1
		7

Contributor: Joakim Ögren, Petr Krc

Source: ?

Serial Printer (9-25) Cable



Serial Printer (9-25) Cable

Use this cable between two a computer (\underline{DTE}) and a printer (\underline{DTE}) devices.

UPDATED (To Computer).

9 PIN D-SUB FEMALE to Computer. 25 PIN D-SUB FEMALE to Printer.

	D-Sub 1	D-Sub 2	
Receive Data	3	3	Transmit Data
Transmit Data	2	2	Receive Data
Clear To Send + Data Set Ready	8 + 6	20	Data Terminal Ready
Carrier Detect + Data Terminal Ready	1 + 4		
Ground	5	7	Ground
Contributor: <u>Joakim Ögren</u>			
Source: 2			

Source: ?

Serial Printer (25-25) Cable



Serial Printer (25-25) Cable

Use this cable between two a computer (\underline{DTE}) and a printer (\underline{DTE}) devices.

(To Computer).

UPDATED (To Printer). 25 PIN D-SUB FEMALE to Computer. 25 PIN D-SUB FEMALE to Printer.

	D-Sub 1	D-Sub 2	
Receive Data Transmit Data	2 3	3 2	Transmit Data Receive Data
Clear To Send + Data Set Ready	5 5 + 6	20	Data Terminal Ready
Carrier Detect + Data Terminal Ready	8 + 20		
Ground	7	7	Ground
Contributor: <u>Joakim Ögren</u>			
Source: ?			



C64 Centronics Printer Cable

Requires a cartridge with Centronics support (TFCIII or ActionReplay.)

DZM 12 DREH to the C64 UserPort. 36 PIN CENTRONICS MALE to the Printer.

	C64	Dir Printer	
GND	1,12,A,	^{UPDA} 19-	Ground
	Ν	30,33	
FLAG2	В	^{UPDA} 10	Acknowledge
PB0	С	^{UPDA} 2	Data 0
PB1	D	UPDA 3	Data 1
PB2	E	UPDA 4	Data 2
PB3	F	UPDA 5	Data 3
PB4	Н	UPDA 6	Data 4
PB5	J	UPDA 7	Data 5
PB6	K	UPDA 8	Data 6
PB7	L	UPDA 9	Data 7
PA2	Μ	UPDA 1	Strobe
GND	3	^{.upda} 31	Initialize Printer

Contributor: Joakim Ögren

Source: CBM Memorial Page Pinouts, pinout by Roy Kannady

This the e-mail address:

kannady@pogo.den.mmc.com

Choose this address in your e-mail reader.

LapLink/InterLink Parallel Cable

Will work with:

- LapLink from Travelling Software
- MS-DOS v6.0 InterLink from Microsoft
- Windows 95 Direct Cable connection from Microsoft
- Norton Commander v4.0 & v5.0 from Symantec **UPDATED** (To Computer 1).

(To Computer 2).

25 PIN D-SUB MALE to Computer 1. 25 PIN D-SUB MALE to Computer 2.

Name	Pi	Pi	Name
	n	n	
Data Bit 0	2	15	Error
Data Bit 1	3	13	Select
Data Bit 2	4	12	Paper Out
Data Bit 3	5	10	Acknowledge
Data Bit 4	6	11	Busy
Acknowledge	10	5	Data Bit 3
Busy	11	6	Data Bit 4
Paper Out	12	4	Data Bit 2
Select	13	3	Data Bit 1
Error	15	2	Data Bit 0
Reset	16	16	Reset
Select	17	17	Select
Signal Ground	25	25	Signal Ground
Contributor: <u>Joakim Ögren</u>			

Source: ?

UPDATED UPDATED UPDATED

ParNet Parallel Cable

(To Computer 1).

25 PIN D-SUB MALE to Computer 1. 25 PIN D-SUB MALE to Computer 2.					
Name	Pin	Pin	Name		
Data Bit 0	2	2	Data Bit 0		
Data Bit 1	3	3	Data Bit 1		
Data Bit 2	4	4	Data Bit 2		
Data Bit 3	5	5	Data Bit 3		
Data Bit 4	6	6	Data Bit 4		
Data Bit 5	7	7	Data Bit 5		
Data Bit 6	8	8	Data Bit 6		
Data Bit 7	9	9	Data Bit 7		
Acknowledge + Select	10+1	10+1	Acknowledge + Select		
	3	3			
Busy	11	11	Busy		
Paper Out	12	12	Paper Out		
Signal Ground	17-	17-	Signal Ground		
	25	25			

Contributor: Joakim Ögren

Source: ?

64NET Cable

UPDATED UPDATED UPDATED

64NET Cable

UPDATED (TO C64).

DZM 12 DREH to the C64 UserPort. 25 PIN D-SUB MALE to the PC

	C6 4	Dir P C	
GND	Ă	25 ^{NPDF}	GN
PB0	С	UPDA 10	D /
PB1	D	^{.upda} 11	ACK BUS Y
PB2 PB3	E F	^{upda} 12 ^{upda} 5	PE D3
PB4	г Н	UPDA 6	D3 D4
PB5 PB6	J K	^{UPDA} 7 ^{UPDA} 8	D5 D6
PB7	L	UPDA 9	D7

Contributor: Joakim Ögren

Source: 64NET v1.82.58 documentation by Paul Gardner-Stephen

This the e-mail address:

gardners@ist.flinders.edu.au

Choose this address in your e-mail reader.

UPDATED UPDATED UPDATED

GEOCable Cable

(To the C64).

DZM 12 DREH to the C64 UserPort. 36 PIN CENTRONICS MALE at the Printer.

	C6	Printe	
	4	r	
Ground	А	33	Groun
			d
Flag 2	В	11	Busy
PB0	С	2	Data 1
PB1	D	3	Data 2
PB2	Е	4	Data 3
PB3	F	5	Data 4
PB4	Н	6	Data 5
PB5	J	7	Data 6
PB6	Κ	8	Data 7
PB7	L	9	Data 8
PA2	Μ	1	Strobe
Ground	Ν	16	Groun
			d

Contributor: Joakim Ögren

Source: <u>comp.sys.cbm General FAQ v3.1 Part 7</u>

Cisco Console (9) Cable



Cisco Console (9) Cable

Use this cable to configure a Cisco router thru the Console port at the router.

UPDATED (To Computer).

9 PIN D-SUB FEMALE to the Computer RJ45 MALE CONNECTOR to the Cisco router.

	Female	e Male	Dir
Receive Data	2	3	UPDA
Transmit Data	3	6	UPDA
Data Terminal Ready	4	7	UPDA
Ground (use as shield)	5		UPDA
Data Set Ready	6	2	UPDA
Request to Send	7	8	UPDA
Clear to Send	8	1	UPDA
Contributor: Jookim Öaron D	Jamian Millar		

Contributor: Joakim Ögren, Damien Miller

Source: ?



Cisco Console (25) Cable

Use this cable to configure a Cisco router thru the Console port at the router.

(To Computer).

(To the Cisco router) 25 PIN D-SUB FEMALE to the Computer RJ45 MALE CONNECTOR to the Cisco router. Female Male Dir UPDA Shield Ground 1 UPDA 2 Transmit Data 6 3 3 UPDA Receive Data UPDA 4 8 Request to Send UPDA 5 Clear to Send 1 UPDA 2 Data Set Ready 6 UPDA Data Terminal Ready 20 7 Contributor: Joakim Ögren, Damien Miller

Source: ?



Conrad Electronics MM3610D Cable

Use this cable to connect a Conrad Electronics Multimeter 3610D to a PC:s serialport.

UPDATED (To multimeter). 9 PIN D-SUB FEMALE to PC. 5 PIN UNKNOWN CONNECTOR to the multimeter Ρ Conra Dir С d UPDA Request To Send 7 1 UPDA 2 **Receive Data** 2 UPDA 3 3 Transmit Data UPDA Data Terminal Ready 4 4 UPDA 5 5 Ground Contributor: Joakim Ögren, Anselm Belz Source: ? Please send any comments to Joakim Ögren.



Conrad Electronics MM3610D Cable

Use this cable to connect a Conrad Electronics Multimeter 3610D to a PC:s serialport.

UPDATED (To multimeter). 25 PIN D-SUB FEMALE to PC. 5 PIN UNKNOWN CONNECTOR to the multimeter P Conra Dir С d UPDA Request To Send 4 1 UPDA 3 **Receive Data** 2 UPDA 2 3 Transmit Data UPDA Data Terminal Ready 20 4 UPDA 5 Ground 7 Contributor: Joakim Ögren, Anselm Belz Source: ?

UPDATED UPDATED UPDATED

Mac to HP48 Cable

(To the HP48).8 PIN MINI-DIN MALE to the Computer.4 PIN ??? FEMALE to the HP48

Мас	HP48	
3		RxD
5		TxD
4+8		GND
SHIEL	SHIEL	Shiel
D	D	d
	3 5 4+8 SHIEL	3 5 4+8 SHIEL SHIEL

Contributor: Joakim Ögren, Pierre Olivier

Sources: Usenet posting in comp.sys.cbm, <u>Mac to C64 Interface</u> by <u>Tomas Moberg</u> Sources: Usenet posting in comp.sys.cbm, <u>A very simple C64 to Macintosh serial cable</u> by <u>Chris Baird</u>

This the e-mail address: fr94tmg@ing.umu.se

Choose this address in your e-mail reader.



Parallel Port Loopback (Norton)

Used to verify that a port is working. This one works with Norton Utilities: Norton Diagnostics from Symantec.

UPDATED (To Computer). 25 PIN D-SUB MALE to Computer.

Name	Pi	Pi	Name
	n	n	
Data Bit 0	2	15	Error
Data Bit 1	3	13	Select
Data Bit 2	4	12	Paper Out
Data Bit 3	5	10	Acknowledg
			е
Data Bit 4	6	11	Busy
Contributor: <u>Joa</u>	akim	Ögre	<u>n</u>
Source: ?			



Parallel Port Loopback (Checklt)

Used to verify that a port is working. This one works with CheckIt.

UPDATED (To Computer).

25 PIN D-SUB MALE to Computer.

Name	Pi	Pi	Name			
	n	n				
Busy	11	17	Select			
			Input			
Acknowledge	10	16	Initialize			
Paper end	12	14	Auto Feed			
Select	13	1	Strobe			
Data Bit 0	2	15	Error			
Contributor: <u>Joakim Ögren</u> , <u>"Coolsys"</u>						

Source: ?

This the e-mail address:

coolsys@geocities.com

Choose this address in your e-mail reader.

Serial Port Loopback (9 Norton)



Serial Port Loopback (9 Norton)

Used to verify that a port is working. This one works with Norton Utilities: Norton Diagnostics from Symantec.

(To Computer). 9 PIN D-SUB FEMALE to Computer. Pi Pi Pin Name Pin n n Jumpering 1 2 3 Jumpering 2 8 7 Jumpering 3 1 4 9 6 Contributor: Joakim Ögren Source: ? Please send any comments to Joakim Ögren.



Serial Port Loopback (25 Norton)

Used to verify that a port is working. This one works with Norton Utilities: Norton Diagnostics from Symantec.

UPDATED (To Computer). 25 PIN D-SUB FEMALE to Computer. Name Pi Pi Pin Pin n n Jumpering 1 2 3

Jumpering 2 4 5

Jumpering 3 6 8 20 22

Contributor: Joakim Ögren

Source: ?



Serial Port Loopback (9 Checklt)

Used to verify that a port is working. This one works with Checklt.

UPDATED (To Computer).

9 PIN D-SUB FEMALE to Computer.

Name	Pi	Pi	Nam
	n	n	е
CD	1	6	DSR
CD	1	9	RI
RXD	2	3	TXD
DTR	4	6	DSR
RTS	7	8	CTS
Contribut	or: <u>Jo</u>	akim	Ögren, "Coolsys"

Source: ?



Serial Port Loopback (25 Checklt)

Used to verify that a port is working. This one works with CheckIt.

(To Computer). 25 PIN D-SUB FEMALE to Computer. Name Pi Pi Pin Pin n n Jumpering 1 2 3 5 Jumpering 2 4 Jumpering 3 6 8 20 22 Contributor: Joakim Ögren, "Coolsys" Source: ? Please send any comments to Joakim Ögren.

Floppy Cable

UPDATED
UPDATED
UPDATED

Floppy Cable

The original floppy cable required that each drive was jumpered to the right ID. But IBM come up with an idea to avoid jumpering the floppies.

If wire 10-16 are twisted before the last connector the jumpering is avoided. Each drive should be jumpered to act as Drive 2. If only one drive is used then leave the middle connector free.

The IDC could also be an edge connector on some old drives.

Controlle:	r			Twist		1	
++			-+		++	<	1
:: ======	=======================================					<-Pin	T
:: ======							
:: ======							
:: ======		-					
:: ======							
:: ======		•			• •		
++		+	-+		++		
UPDATED (TO t	he Controller	-)					
,		,					
UPDATED (TO t	he Drive 2)						
UPDATED (To t	,						
34 PIN IDC F							
34 PIN IDC F							
34 PIN IDC F				-			
	Controlle	Drive 1	Driv	e 2			
	r	4.0	4.0				
Wire 1-9		1-9	-				
Wire 10	-	16					
Wire 11							
Wire 12		14	12				
Wire 13							
Wire 14		12	14				
Wire 15	15	11	15				
Wire 16	16	10	16				
Wire 17-34	17-34	17-34	17-3	4			
Contributor: <u>Joa</u>	akim Ögren						

Source: TheRef TechTalk

IDE Cable



IDE Cable

The IDE interface requires only one cable. All pins straight from 1 to 1, 2 to 2 and so on. The drives can be connected in any order. Only remember that one should be jumpered as Master and the other as Slave. If only one drive is used, jumper it as Single (if such a mode exists, or most common Master else).

Controller Drive 1 or 2 Drive 1 or 2 +--+ +--+ +--+ |::|========|::|======|::| <-Pin 1 |::|========|::|======|::| |::|===========|::|=======|::| |::|========|::|======|::| |::|========|::|======|::| |::|========|::|=======|::| |::|========|::|======|::| + - - ++ - - ++ - - +(To the Controller) (To the Drive 1) (To the Drive 2) 40 PIN IDC FEMALE to the Controller. 40 PIN IDC FEMALE to the Drive 1. 40 PIN IDC FEMALE to the Drive 2. Controlle Drive 1 Drive 2 r Wire 1-40 1-40 1-40 1 - 40Contributor: Joakim Ögren Source: ? Please send any comments to Joakim Ögren.

SCSI Cable (Amiga/Mac)



SCSI Cable (Amiga/Mac)

(To the Amiga/Mac).

(To the Peripherial). 25 PIN D-SUB FEMALE to the Amiga/Mac. 50 PIN IDC FEMALE to the Peripherial.

	DSu	ID
	b	С
Request	1	48
Message	2	42
Input/Output	3	50
Reset	4	40
Acknowledge	5	38
Busy	6	36
Data Bus 0	8	2
Data Bus 3	10	8
Data Bus 5	11	12
Data Bus 6	12	14
Data Bus 7	13	16
Control/Data	15	46
Attention	17	32
Select	19	44
Data Parity	20	18
Data Bus 1	21	4
Data Bus 2	22	6
Data Bus 4	23	10
Termination Power	25	26

Note: All the other pins (7+9+14+16+18+24) at the DSub should be connected to the all odd pins except 25 at the IDC connector.

Contributor: Joakim Ögren

Source: ?



SCSI Cable (D-Sub to Hi D-Sub)

(To the Amiga/Mac).

(To the Peripherial). 25 PIN D-SUB MALE to the Amiga/Mac. 50 PIN HI-DENSITY D-SUB MALE to the Peripherial. **DSu Hi DSub**

	DSu	Hi D
	b	
Request	1	49
Message	2	46
Input/Output	3	50
Reset	4	45
Acknowledge	5	44
Busy	6	43
Data Bus 0	8	26
Data Bus 3	10	29
Data Bus 5	11	31
Data Bus 6	12	32
Data Bus 7	13	33
Control/Data	15	48
Attention	17	41
Select	19	47
Data Parity	20	34
Data Bus 1	21	27
Data Bus 2	22	28
Data Bus 4	23	30
Termination Power	25	38

Note: All the other pins (7+9+14+16+18+24) at the DSub should be connected to pins 1-25 at the Hi-density D-Sub connector.

Contributor: Joakim Ögren

Source: ?

ST506/412 Cable



ST506/412 Cable

The ST506/412 interface requires two cables, one for control and one for data. The control cable is shared between the two drives. But each drive has each own data cable. By twisting some wires on the control cable it won't be nescessary to set the ID for each drive, since the twist will do the job. Wires 25 to 29 should be twisted between drive 1 & drive 2.

Controller	Drive	2	Twist	Drive	1	
++	+	+		++		
:: ===================================	===	====	=======	=	<-Pin	1
:: ===================================	===	====		=		
:: ===================================	===	====	=======	=		
:: ===================================	===	====	=======	=		
:: ===================================	===	====	==\/====	=		
:: ===================================	===	====	==/\====	=		
:: ===================================	===	====	=======	=		
++	+	+		++		

Control cable

(To the Controller)

(To the Drive 2)

(To the Drive 1) 34 PIN IDC FEMALE to the Controller. 34 PIN IDC FEMALE to the Drive 2. 34 PIN IDC FEMALE to the Drive 1.						
	Controlle	Drive 1	Drive 2			
	r					
Wire 1-24	1-9	1-9	1-9			
Wire 25	25	29	25			
Wire 26	26	28	26			
Wire 27	27	27	27			
Wire 28	28	26	28			
Wire 29	29	25	29			
Wire 30-34	30-34	30-34	30-34			

Data cable

(To the Controller)

(To the Drive)

20 PIN IDC FEMALE to the Controller. 20 PIN IDC FEMALE to the Drive. Controlle Driv r e Wire 1-20 1-20 1-20

Contributor: Joakim Ögren

Source: <u>TheRef TechTalk</u>

ESDI Cable



ESDI Cable

The ESDI interface requires two cables, one for control and one for data. The control cable is shared between the two drives. But each drive has each own data cable. By twisting some wires on the control cable it won't be nescessary to set the ID for each drive, since the twist will do the job. Wires 25 to 29 should be twisted between drive 1 & drive 2.

Controller	Drive	2	Twist	Drive	1
++	+	+		++	
:: ===================================	===	====		=	<-Pin 1
:: ===================================	===	====		=	
:: ===================================	===	====	-======	=	
:: ===================================	===	====		=	
:: ===================================	===	====	==\/====	=	
:: ===================================	===	====	==/\====	=	
:: ===================================	===	====	-======	=	
++	+	+		++	

Control cable

(To the Controller)

(To the Drive 2)

(To the Drive 1) 34 PIN IDC FEMALE to the Controller. 34 PIN IDC FEMALE to the Drive 2. 34 PIN IDC FEMALE to the Drive 1.				
	Controlle	Drive 1	Drive 2	
	r			
Wire 1-24	1-9	1-9	1-9	
Wire 25	25	29	25	
Wire 26	26	28	26	
Wire 27	27	27	27	
Wire 28	28	26	28	
Wire 29	29	25	29	
Wire 30-34	30-34	30-34	30-34	

Data cable

(To the Controller)

20 PIN IDC FEMALE to the Controller.

20 PIN IDC FEMALE to the Drive. Controlle Driv r e Wire 1-20 1-20 1-20 Contributor: Joakim Ögren

Source: <u>TheRef TechTalk</u>

Paravision SX1 to IDE Cable



Paravision SX1 to IDE Cable

Can be used to connect a normal IDE harddisk to the Paravision SX1. Paravision was earlier known as Microbotics.

(To the controller)

UPDATED (To the Harddrive) 37 PIN D-SUB FEMALE to the controller. 40 PIN IDC FEMALE to the harddisk.

Description	D-	ID
	Sub	С
Drive Reset	1	1
Data bit 0	2	17
Data bit 2	3	13
Data bit 4	4	9
Data bit 6	5	5
Ground	6	2
Data bit 8	7	4
Data bit 10	8	8
Data bit 12	9	12
Data bit 14	10	16
Ground	11+12	19
Ground	13+14	22
Ground	15+16	24
Ground	17	26
5V Power	18	n/c
5V Power	19	n/c
Ground	20	30
Data bit 1	21	21
Data bit 3	22	22
Data bit 5	23	23
Data bit 7	24	24
Ground	25	40
Data bit 9	26	26
Data bit 11	27	27
Data bit 13	28	28
Data bit 15	29	29
I/O Write	30	23
I/O Read	31	25
Interrupt Request	32	31
Address bit 2	33	36
Address bit 1	34	33

 Address bit 0
 35
 35

 Chip Select 1
 36
 38

 Chip Select 0
 37
 37

Note: Pin 18+19 (+5V) can be used to power the harddisk. But most harddisks require both +5V and +12V.

Contributor: <u>Joakim Ögren</u>

Source: ?

Video to TV SCART Cable



Video to TV SCART cable

(To the TV)

(To the Video Recorder) 21 PIN SCART MALE to the TV. 21 PIN SCART MALE to the Video Recorder. T VC				
Audio Diabt Out	V 1	R 2	Audio Diabt In	
Audio Right Out Audio Right In		2	Audio Right In Audio Right Out	
Audio Left Out		6	Audio Left In	
Audio Left In	6		Audio Left Out	
Audio Ground	4	4	Audio Ground	
Red	1	15	Red	
Ded Cround	5 1	10	Ded Cround	
Red Ground	1 3	13	Red Ground	
Green	3 1	11	Green	
Oreen	1	11	Orcen	
Green Ground	9	9	Green Ground	
Blue	7	7	Blue	
Blue Ground	5	5	Blue Ground	
Status / 16:9	8	8	Status / 16:9	
Reserved	1	10	Reserved	
	0			
Reserved	1	12	Reserved	
	2			
Fast Blanking Ground	1	14	Fast Blanking Ground	
	4			
Fast Blanking	1	16	Fast Blanking	
Video Out Cround	6 1	18	Video In Ground	
Video Out Ground	7	10		
Video In Ground	1	17	Video Out Ground	
	8	17		
Video Out	1	20	Video In	
	9			
Video In Ground	2	19	Video Out	
	0			

Ground 2 21 Ground 1

Contributor: Joakim Ögren

Source: ?

Amiga to SCART Cable

UPDATED UPDATED UPDATED

Amiga to SCART cable

UPDATED (To the Amiga)

23 PIN D-SUB FEM 21 PIN SCART MAL			ja
	Amig	Т٧	
	a		
Analog Red	3	15	RGB Red In
Analog Green	4	11	RGB Green In
Analog Blue	5	7	RGB Blue In
Composite Sync	10	20	
Video GND	17	17	Video GND
GND	19	18	Blanking GND
+12V	22	16	Blanking (Connect via a 150 Ohm resistor)
+12V	22	8	Audio/RGB switch (Connect via a 1 kOhm resistor)
Phono Right		2	Audio IN Right
Phono Right GND		4	GND
0			
Phono Left		6	Audio IN Left
Phono Left GND		4	GND
		•	
Contributor: <u>Joakim Ögren</u>			
Source: ?			
Please send any comments to J	oakim Öaren		

9 to 15 pin VGA Cable



9 to 15 pin VGA cable

(To the Computer)

9 PIN D-SUB MALE to the Computer 15 PIN HIGHDENSITY D-SUB FEMALE to the Monitor

	9-	15-Pin	
	Pin		
Red Video	1	1	
Green Video	2	2	
Blue Video	3	3	
Horizontal Sync	4	13	
Vertical Sync	5	14	
Red GND	6	6	
Green GND	7	7	
Blue GND	8	8	
Sync GND	9	10 + 11	
Contributor: <u>Joakim Ögren</u>			

Source: ?

Amiga to C1084 Monitor Cable



Amiga to C1084 Monitor Cable

(To the Amiga)

(At the Monitor) 23 PIN D-SUB FEMALE to the Amiga. 6 PIN DIN MALE at the Monitor.

	Amig	C1084	
	а		
R	3	4	R
G	4	1	G
В	5	5	В
SYNC	10	2	HSYN
			С
GND	16	3	GND
Contributor: <u>Joakim Ögren</u>			

Source: Usenet posting in sfnet.harrastus.elektroniikka, <u>Philips 1084 monarin kytkenta</u> by <u>Kari Hautanen</u> Please send any comments to <u>Joakim Ögren</u>. This the e-mail address: kari.hautanen@compart.fi

Choose this address in your e-mail reader.



C128/C64C to CBM 1902A Monitor Cable

(At the Computer)

(At the Monitor) 8 PIN DIN (DIN45326) MALE at the Computer. 6 PIN DIN MALE at the Monitor.

Computer C1902A

LUM	1	6	LUM
CHROMA	8	4	CHROM
			А
GND	2	3	GND
AOUT	3	2	AUDIO
Contributor: <u>Joakim Ögren</u>			

Source: <u>cbm.comp.sys</u> General FAQ v3.1 Part 7



C128/C64C to SCART (S-Video) Cable

(To the Computer)

VPORTED (To the TV) 8 PIN DIN (DIN45326) MALE at the Computer. 21 PIN SCART MALE to the TV

Computer TV LUM 1 20 LUM CHROMA 8 15 CHROM А GND 2 4+1 GND 7 3 2+6 AUDIO AOUT Contributor: Joakim Ögren, Claudio Brazzale Source: ?

This the e-mail address: brzcld@dei.unipd.it

Choose this address in your e-mail reader.

NeoGeo to SCART Cable

UPDATED UPDATED UPDATED

NeoGeo to SCART Cable

(To the Computer)

8 PIN DIN (DIN45326) MALE to the Computer. 21 PIN SCART MALE to the TV

	NeoGeo	Т	
		V	
Audio Out	1	6+	Audio In Left+Right
		2	-
Ground	2	18	Blanking Signal Ground
Composite Video Out	3	20	Composite Video In
?	4	16	Blanking Signal
Green	5	11	RGB Green In
Red	6	15	RGB Red In
Blue	8	7	RGB Blue In

Contributor: Joakim Ögren, Enzo, Steffen Kupfer

Source: ?

Ethernet 10/100Base-T Crossover Cable



Ethernet 10/100Base-T Crossover Cable

This cable can be used to cascade hubs, or for connecting two Ethernet stations backto-back without a hub. It works with both 10Base-T and 100Base-TX.

(To network interface card 1).

RJ45 MALE CONNECTOR to network interface card 1. RJ45 MALE CONNECTOR to network interface card 1.

Ρı	Ρı	Nam
n	n	е
1	3	RX+
2	6	RX-
3	1	TX+
6	2	TX-
	n 1 2 3	n n 1 3 2 6 3 1

Note 1: It's important that each pair is kept as a pair. TX+ & TX- must be in the pair, and RX+ & RX- must together in another pair. (Just as the table above shows).

Note 2: You could also connect 4-4, 5-5, 7-7, 8-8.

Contributors: <u>Joakim Ögren</u>, <u>Jim C?</u>, <u>Jason D. Pero</u>, <u>Oscar Fernandez Sierra</u>, <u>Cayce Balara</u>, <u>Jeffrey R.</u> <u>Broido</u>

Source: ?

This the e-mail address: jimc@megalink.net Choose this address in your e-mail reader. This the e-mail address: JDP6640@ritvax.isc.rit.edu Choose this address in your e-mail reader. This the e-mail address: oscar@charpy.etsiig.uniovi.es Choose this address in your e-mail reader. This the e-mail address:

CayceB@yardboy.com

Choose this address in your e-mail reader.



Ethernet 10/100Base-T Straight Thru Cable

This cable will work with both 10Base-T and 100Base-TX and is used to connect a network interface card to a hub or network outlet. These cables are sometimes called "whips".

(To network interface card).

UPDATED (To hub).

RJ45 MALE CONNECTOR to network interface card).

RJ45 MALE CONNECTOR to hub).

Name	Pi	Cable Color	Pi	Nam
	n		n	е
TX+	1	White/Orange	1	TX+
TX-	2	Orange	2	TX-
RX+	3	White/Green	3	RX+
	4	Blue	4	
	5	White/Blue	5	
RX-	6	Green	6	RX-
	7	White/Brown	7	
	8	Brown	8	

Note: It's important that each pair is kept as a pair. TX+ & TX- must be in the pair, and RX+ & RX- must together in another pair. (Just as the table above shows).

Just for your information, this is how the pairs are named:

Pair	Pins	Common color
1	4 & 5	Blue
2	1 & 2	Orange
3	3&6	Green
4	7 & 8	Brown

The + side of each pair is called the "tip" and the - side is called the "ring", a reference to old telephone connectors.

Contributor: Joakim Ögren, Oscar Fernandez Sierra, Jeffrey R. Broido

Source: ?



Ethernet 100Base-T4 Crossover Cable

This cable can be used to cascade hubs, or for connecting two Ethernet stations backto-back without a hub.

(To network interface card 1).

UPDATED (To network interface card 1). RJ45 MALE CONNECTOR to network interface card 1. RJ45 MALE CONNECTOR to network interface card 2.

Name	Pi	Pi	Name
	n	n	
TX_D1+	1	3	RX_D2 +
TX_D1-	2	6	RX_D2
RX_D2+	3	1	TX_D1 +
RX_D2-	6	2	TX_D1 -
BI D3+	4	7	BI D4+
BI D3-	5	8	BI D4-
BI D4+	7	4	BI D3+
BI_D4-	8	5	BI_D3-

Note 1: It's important that each pair is kept as a pair. TX+ & TX- must be in the pair, and RX+ & RX- must together in another pair etc. (Just as the table above shows).

Contributors: Joakim Ögren, Kim Scholte

Source: ?

UPDATED UPDATED UPDATED

ParaLoad Cable

UPDATED (To C64).

DZM 12 DREH at the C64 UserPort. 25 PIN D-SUB MALE at the Amiga

	C6	Amig	
	4	а	
Ground	А	17-25	Groun
			d
FLAG2	В	1	Strob
			е
PB0	С	2	D0
PB1	D	3	D1
PB2	Е	4	D2
PB3	F	5	D3
PB4	Н	6	D4
PB5	J	7	D5
PB6	Κ	8	D6
PB7	L	9	D7
PA2	М	11	Busy

Contributor: Joakim Ögren

Source: ParaLoad documentation

X1541 Cable



INIT

X1541 Cable

Used to transfer data from a Commodore 1541/1581 diskdrive to a PC. The X1541 software is written by <u>Leopoldo Ghielmetti</u>.

RESE T

UPDATED (To the PC).

(To the Diskdrive) 25 PIN D-SUB MALE to the PC. 6 PIN DIN (DIN45322) MALE to the Cable PC Diskdrive GND 18-2 GND 25 STROBE 1 3 ATN AUTOFEED 14 4 CLOC Κ SELECTIN 17 5 DATA

6

Contributor: Joakim Ögren, Magnus.Eriksson

16

Source: X1541 documentation

This the e-mail address: GHIELMET@eldi.epfl.ch Choose this address in your e-mail reader. This the e-mail address:

magnus.eriksson@mbox309.swipnet.se

Choose this address in your e-mail reader.

MIDI Cable



MIDI Cable

(To the 1st peripheral)

5 PIN DIN 180° (DIN41524) MALE to the 1st peripheral. 5 PIN DIN 180° (DIN41524) MALE to the 1st peripheral.

12nstdShield2Current Source4Current Sink5

Note: Although that pin 2 only is connected at MIDI Out it's simpler to connect it to both ends.

Contributor: Joakim Ögren

Source: ?

Misc Unsupported Cables



Misc unsupported Cables

These cables may or may not be correctly constructed. Handle with care.

Amiga to IBM RGBI Cable

(To the Monitor).

(To the Amiga). 9 PIN D-SUB ?? to the Monitor. 23 PIN D-SUB FEMALE to the Amiga. 9 Pin 23 Pin Comment Ground 1 16 2 Ground 16 3 9 Digital Red (Via 2 Hex Inverters, i.e 74LS04) (Via 2 Hex Inverters, i.e 74LS04) Digital Green 4 8 **Digital Blue** 5 9 (Via 2 Hex Inverters, i.e 74LS04) Digital Intensity 6 6 (Via 2 Hex Inverters, i.e 74LS04) Horizontal Sync 8 11 (Via 1 Hex Inverters, i.e 74LS04) 9 12 (Via 1 Hex Inverters, i.e 74LS04) Verical Sync (Power for the IC) +5V 23

C128 80 columns to 1702 monitor Cable

UPDATED (To the C128).

UPDRTED:(To the C1702).9 PIN D-SUB MALE to the C128.PHONO MALE to the Monitor.C128C1702Ground111Ground12SignalContributor:Joakim ÖgrenSource:Gordon

This the e-mail address: GAJ2@psuvm.psu.edu

Choose this address in your e-mail reader.

Adapter Menu



UPDATED

What does the the information that is listed for each adapter mean? See the tutorial.

Serial:

- <u>Nullmodem adapter</u>
- <u>9p to 25p Serial adapter</u>

Parallel:

<u>Centronics to LapLink adapter</u>
 <u>UPDATED</u>

Keyboard:

- <u>Mini-DIN to DIN Keyboard adapter</u>
- DIN to Mini-DIN Keyboard adapter
- PS/2 Keyboard (Gateway) Y Adapter
- PS/2 Keyboard (IBM Thinkpad) Y Adapter

Mouse:

- <u>PS/2 to Serial Mouse Adapter</u>
- Serial to PS/2 Mouse Adapter

Joysticks:

- <u>Amiga 4 Joysticks adapter</u>
- PC 2 Joysticks adapter

Video:

Macintosh Video to VGA Adapter

Misc:

<u>A1000 to Amiga Parallel adapter</u>

Last updated 1997-08-31.

(C) <u>Joakim Ögren</u> 1996,1997

Adapter Tutorial



UPDATED

Short tutorial

Heading

First at each page there a short heading describing the adapter.

Pictures of the connectors

After that there is at each page there is one or more pictures of the connectors, usually there's two connectors. Sometimes there is some question marks only. This means that I don't know what kind of connector it is or how it looks.

(To the computer)

There may be some pictures I haven't drawn yet. I illustrate this with the following advanced picture:

(To the computer)

Normally are one or more pictures. These are seen from the front, and NOT the soldside. Holes (female connectors usually) are darkened. Look at the example below. The first is a female connector and the send a male. The texts insde parentheses will tell you at which kind of the device it will look like that.

(To the Serialcable).

Texts describing the connectors

Below the pictures there is texts that describes the connectors. Including the name of the physical connector.

9 PIN D-SUB FEMALE to the Computer. 25 PIN D-SUB MALE to the Serialcable.

Pin table

The pin table is perhaps the information you're looking for. Should be simple to read. Contains mostly the following three columns; Name, Pin 1, Pin 2. Sometimes when not the same pin is connected to each side there is another column describing the name at connector 2.

	9-	25-
	Pin	Pin
Carrier Detect	1	8
Receive Data	2	3
Transmit Data	3	2

Data Terminal Ready	4	20
System Ground	5	7
Data Set Ready	6	6
Request to Send	7	4
Clear to Send	8	5
Ring Indicator	9	22

Contributor & Source

All persons that helped me or sent me information about the connector will be listed here. The source of the information is perhaps a book or another site. I must admit that I'm bad at writing the source, but I'll try to fill in these in the future.

Contributor: Joakim Ögren

Source: Amiga 4000 User's Guide from Commodore

Nullmodem Adapter



UPDATED

Nullmodem Adapter

This adapter will enable you to use a normal serialcable as a nullmodem.

(To the Serialcable). 25 PIN D-SUB FEMALE to the Computer. 25 PIN D-SUB MALE to the Serialcable. Female Mal

		<u> </u>	
Shield Ground	1	1	Shield Ground
Transmit Data	2	3	Receive Data
Receive Data	3	2	Transmit Data
Request to Send	4	5	Clear to Send
Clear to Send	5	4	Request to Send
Data Set Ready	6	20	Data Terminal Ready
Data Terminal Ready	20	6	Data Set Ready
Ground	7	7	Ground
Contributor: <u>Joakim Ögren</u>			
Source: ?			

9 to 25 Serial Adapter



9 to 25 Serial Adapter

This adapter will enable you to connect a 25 pin serialcable to a 9 pin connector at the computer.

(To the Computer).

9 PIN D-SUB FEMALE to the Computer. 25 PIN D-SUB MALE to the Serialcable.

	9-	25-
	Pin	Pin
Carrier Detect	1	8
Receive Data	2	3
Transmit Data	3	2
Data Terminal Ready	4	20
System Ground	5	7
Data Set Ready	6	6
Request to Send	7	4
Clear to Send	8	5
Ring Indicator	9	22
Contributor: <u>Joakim Ögren</u>		

Source: ?



Centronics to LapLink Adapter

This adapter will allow you to use a normal printercable (Centronics) as a LapLink/InterLink cable.

(To the Printer cable)

(To the Computer)

36 PIN CENTRONICS FEMALE to the Printer cable. 25 PIN D-SUB MALE to the Computer.

		, comparer	•
Name	36-Cen	25-DSub	Name
Data Bit 0	2	15	Error
Data Bit 1	3	13	Select
Data Bit 2	4	12	Paper Out
Data Bit 3	5	10	Acknowledge
Data Bit 4	6	11	Busy
Acknowledge	10	5	Data Bit 3
Busy	11	6	Data Bit 4
Paper Out	12	4	Data Bit 2
Select	13	3	Data Bit 1
Error	32	2	Data Bit 0
Reset	16	16	Reset
Select	17	17	Select
Signal Ground	19- 30+33	18-25	Signal Ground

Contributor: Joakim Ögren, Petr Krc

Source: ?

Mini-DIN to DIN Keyboard Adapter



UPDATED

Mini-DIN to DIN Keyboard Adapter

This adapter will enable you to use a keyboard with a 6 pin Mini-DIN connector to a computer with a 5 pin DIN connector.

(To the keyboard)

(To the computer)
 6 PIN MINI-DIN FEMALE (PS/2 STYLE) to the keyboard.
 5 PIN DIN 180° (DIN41524) MALE to the computer.
 Mini-DIN DIN

Shield	Shield	Shiel	
		d	
Data	1	2	
Ground	3	4	
+5 VDC	4	5	
Clock	5	1	
Contributor: Joakim Ögren, Gilles Ries			

Source: ?

DIN to Mini-DIN Keyboard Adapter



UPDATED

DIN to Mini-DIN Keyboard Adapter

This adapter will enable you to use a keyboard with a 5 pin DIN connector to a computer with a 6 pin Mini-DIN connector.

(To the keyboard)

5 6 2 (To the computer) 5 PIN DIN 180° (DIN41524) FEMALE to the keyboard. 6 PIN MINI-DIN MALE (PS/2 STYLE) to the computer. DIN Mini-DIN Shield Shiel Shield d Clock 5 1 Data 2 1 Ground 4 3 5 +5 VDC 4

Contributor: Joakim Ögren, Gilles Ries

Source: ?

PS/2 Keyboard (Gateway) Y Adapter



PS/2 Keyboard (Gateway) Y Adapter

This adapter will enable you to use a keyboard and mouse at the same time. For Gateway computer, may work with other computers (Let me know).

(To the Computer)

(To the Keyboard)

(To the Mouse) 6 PIN MINI-DIN MALE (PS/2 STYLE) to the Computer. 6 PIN MINI-DIN FEMALE (PS/2 STYLE) to the Keyboard. 6 PIN MINI-DIN FEMALE (PS/2 STYLE) to the Mouse. Computer Keyboard Mous

computer	Reyboard	wous
		е
1	2	-
2	-	2
2 3	3	3
4	4	4
4 5	6	-
6	-	6

Contributor: Joakim Ögren, Gilles Ries

Source: Tommy's pinout Collection by Tommy Johnson

PS/2 Keyboard (IBM Thinkpad) Y Adapter



UPDATED

PS/2 Keyboard (IBM Thinkpad) Y Adapter

This adapter will enable you to use a keyboard and mouse at the same time. For IBM Thinkpad computer, may work with other computers (Let me know).

(To the Computer)

(To the Keyboard)

(To the Mouse) 6 PIN MINI-DIN MALE (PS/2 STYLE) to the Computer. 6 PIN MINI-DIN FEMALE (PS/2 STYLE) to the Keyboard. 6 PIN MINI-DIN FEMALE (PS/2 STYLE) to the Mouse. Computer Keyboard Mous

	е
2	-
-	1,2
3	1,2 3
4	
6	4 5 6
-	6
	- 3 4

Contributor: Joakim Ögren, Gilles Ries

Source: Tommy's pinout Collection by Tommy Johnson

PS/2 to Serial Mouse Adapter



PS/2 to Serial Mouse Adapter

This adapter will enable you to use a mouse with a 6 pin Mini-DIN (PS/2) connector to a computer with a 9 pin D-SUB (Serial) connector.

This requires that the mouse handles both protocols. A mouse like this is sometimes referd to as a combo-mouse.

(To the mouse)

6 PIN MINI-DIN FEMALE to the mouse. 9 PIN D-SUB FEMALE to the computer.

	Mini-DIN	D- SUB	
GND	3	5	GN D
RxD	2	2	D Rx D
TxD +5V	6 4	3 7	TxD RT
			S

Contributor: Joakim Ögren, Tomas Ögren, Thomas Eschenbacher

Source: ?

This the e-mail address: stric@ts.umu.se Choose this address in your e-mail reader. This the e-mail address:

Thomas.H.Eschenbacher@stud.uni-erlangen.de

Choose this address in your e-mail reader.

Serial to PS/2 Mouse Adapter



Serial to PS/2 Mouse Adapter

This adapter will enable you to use a mouse with a 9 pin D-SUB (Serial) connector to a computer with a 6 pin Mini-DIN (PS/2) connector.

This requires that the mouse handles both protocols. A mouse like this is sometimes referd to as a combo-mouse.

(To the mouse)

(To the computer)
9 PIN D-SUB MALE to the mouse.
6 PIN MINI-DIN MALE to the computer.
Mini-DIN D-SUB

+5V	4	4+7+9	DTR+RTS+
			RI
Data	1	1	CD
Gnd	3	3+5	TXD+GND
Clock	5	6	DSR

Contributor: Joakim Ögren, Tomas Ögren, Thomas Eschenbacher

Source: ?

Amiga 4 Joysticks Adapter



Amiga 4 Joysticks adapter

This adapter will make it possible to connecto 2 extra joysticks to the Amiga. This requires that the game is aware of this Multi-Joystick Extender in order to use it. (To the 1st Joystick).

(To the 2nd Joystick).

(To the Computer). 9 PIN D-SUB MALE to the 1st Joystick. 9 PIN D-SUB MALE to the 2nd Joystick. 25 PIN D-SUB MALE to the Serialcable. Parpor Joy 1 Joy 2 t 2 1 Up 1 Down 1 3 2 Left 1 4 3 4 Right 1 5 Up 2 6 1 2 Down 2 7 Left 2 8 3 4 9 Right 2 Fire 2 11 6 Fire 1 13 6 Ground 2 18 8 Ground 1 19 8

Contributor: <u>Joakim Ögren</u>

Source: Tomi Engdahl's Joystick page

This is the URL for the WWW page:

http://www.hut.fi/~then/circuits/joystick.html

Open this address in your WWW browser.



PC 2 Joysticks adapter

This adapter will make it possible to connect 1 extra joystick to the PC. The gameport contains pins for two joysticks but you'll need this adapter to be able to connect two joysticks to one connector.

(To the Computer)

(To the 1st Joystick)

(To the 2nd Joystick) 15 PIN D-SUB MALE to the Computer. 15 PIN D-SUB FEMALE to the 1st Joystick. 15 PIN D-SUB FEMALE to the 2nd Joystick. Ρ Joy 1 Joy 2 С +5 VDC 1 1 -2 2 Button 1 3 3 Joystick 1 - X 4 4 Ground 4 5 5 5 Ground

Joystick 1 - Y	6	6	
Button 2	7	7	
+5 VDC	8	8	
+5 VDC	9	9	1
Button 4	10	10	2
Joystick 2 - X	11	11	3
Ground	12	12	
Joystick 2 - Y	13	13	6
Button 3	14	14	7
+5 VDC	15	15	8

Note: Since pin 12 is offen used for MIDI-signals on gameport equipped soundcards it's better to use the ground from pin 4 & 5, pin 15 is also used for MIDI-signals...

Contributor: Joakim Ögren

Source: Tomi Engdahl's Joystick page



Macintosh to VGA Video

Use this adapter to connect a standard VGA (or higher) monitor to your Apple Macintosh.

(To the Computer)

UPDATED (To the Monitor-cable) 15 PIN D-SUB MALE to the Computer. 15 PIN HIGHDENSITY D-SUB FEMALE to the Monitor-cable. **Description** Ma VG Dir

Ivia	٧G	DIr
С	Α	
1	6	UPDATED
2	1	UPDATED
3	13	UPDATED
4	4	UPDATED
5	2	UPDATED
6	7	UPDATED
7	11	UPDATED
8	n/c	
9	3	UPDATED
10	12	UPDATED
11	10	UPDATED
12	14	UPDATED
13	8	UPDATED
14	n/c	
15	n/c	
	c 1 2 3 4 5 6 7 8 9 10 11 12 13 14	c A 1 6 2 1 3 13 4 4 5 2 6 7 7 11 8 n/c 9 3 10 12 11 10 12 14 13 8 14 n/c

Contributor: Joakim Ögren, Michael Van den Acker

Source: ?



A1000 to Amiga Parallel Adapter

This adapter will enable you to connect normal Amiga peripherials to an Amiga 1000. The Amiga 1000 has a male connector at the computer instead of a normal female connector. And some signals has changed places.

(To the Amiga 1000).

(To the Amiga peripherial). 25 PIN D-SUB FEMALE to the Amiga 1000. 25 PIN D-SUB FEMALE to the Amiga peripherial.

	A1000	Amig
		а
Ground	14	23
Ground	15	24
Ground	16	25
+5V	23	14
n/c	24	15
Reset	25	16

All other straight over, 1 to 1, 2 to 2...

Contributor: Joakim Ögren

Source: ?

Misc Menu

MISC

UPDATED

Active Filters:

- <u>Butterworth 1st order Lowpass</u>
- Butterworth 1st order Highpass
- Butterworth 2nd order Lowpass
- Butterworth 2nd order Highpass
- Butterworth 3rd order Lowpass
- Butterworth 3rd order Highpass
- Butterworth 4th order Lowpass
- Butterworth 4th order Highpass
- Bessel 2nd order Lowpass
- Bessel 2nd order Highpass
- Bessel 3rd order Lowpass
- Bessel 3rd order Highpass
- Bessel 4th order Lowpass
- Bessel 4th order Highpass
- Linkwitz 4th order Lowpass
- Linkwitz 4th order Highpass

Definitions:

• <u>DTE & DCE</u>

Last updated 1997-08-31.

(C) <u>Joakim Ögren</u> 1996,1997

Active Filter: Butterworth 6dB Lowpass



Active Filter: Butterworth (1st order, 6 dB/octave, Lowpass)

• OUT IN o-

R=4.7k-10 kOhm C=1.000/(2*pi*Fc*R) Units: R [Ohm], C [F], Fc [Hz] Contributor: <u>Joakim Ögren</u> Source: ? Please send any comments to <u>Joakim Ögren</u>.

Active Filter: Butterworth 6dB Highpass



Active Filter: Butterworth (1st order, 6 dB/octave, Highpass)


~ OUT IN ⊶

C=4.7n-10nF R=1.000/(2*pi*Fc*C) Units: R [Ohm], C [F], Fc [Hz] Contributor: <u>Joakim Ögren</u> Source: ? Please send any comments to <u>Joakim Ögren</u>.

Active Filter: Butterworth 12dB Lowpass



Active Filter: Butterworth (2nd order, 12 dB/octave, Lowpass)



R=4.7k-10 kOhm Ca=1.414/(2*pi*Fc*R) Cb=0.7071/(2*pi*Fc*R) Units: R [Ohm], Cx [F], Fc [Hz] Contributor: <u>Joakim Ögren</u> Source: ? Please send any comments to <u>Joakim Ögren</u>. Active Filter: Butterworth 12dB Highpass




Active Filter: Butterworth (2st order, 12 dB/octave, Highpass)

UPDATED C=4.7n-10nF Ra=0.7071/(2*pi*Fc*C) Rb=1.414/(2*pi*Fc*C) Units: Rx [Ohm], C [F], Fc [Hz] Contributor: Joakim Ögren Source: ? Please send any comments to Joakim Ögren.




Active Filter: Butterworth (3st order, 18 dB/octave, Lowpass)



R=4.7k-10 kOhm Ca=2.000/(2*pi*Fc*R) Cb=0.500/(2*pi*Fc*R) Cc=1.000/(2*pi*Fc*R) Units: R [Ohm], Cx [F], Fc [Hz] Contributor: Joakim Ögren Source: ? Please send any comments to Joakim Ögren.




Active Filter: Butterworth (3st order, 18 dB/octave, Highpass)



C=4.7n-10nF Ra=0.500/(2*pi*Fc*C) Rb=2.000/(2*pi*Fc*C) Rc=1.000/(2*pi*Fc*C) Units: Rx [Ohm], C [F], Fc [Hz] Contributor: Joakim Ögren Source: ? Please send any comments to Joakim Ögren.




Active Filter: Butterworth (4th order, 24 dB/octave, Lowpass)



R=4.7k-10 kOhm Ca=1.0824/(2*pi*Fc*R) Cb=0.9239/(2*pi*Fc*R) Cc=2.6130/(2*pi*Fc*R) Cd=0.3827/(2*pi*Fc*R) Units: R [Ohm], Cx [F], Fc [Hz] Contributor: Joakim Ögren Source: ? Please send any comments to Joakim Ögren.




Active Filter: Butterworth (4th order, 24 dB/octave, Highpass)



C=4.7n-10nF Ra=0.9239/(2*pi*Fc*C) Rb=1.0824/(2*pi*Fc*C) Rc=0.3827/(2*pi*Fc*C) Rd=2.6130/(2*pi*Fc*C) Units: Rx [Ohm], C [F], Fc [Hz] Contributor: Joakim Ögren Source: ? Please send any comments to Joakim Ögren.



Active Filter: Bessel (2nd order, 12 dB/octave, Lowpass)



R=4.7k-10 kOhm Ca=0.9076/(2*pi*Fc*R) Cb=0.6809/(2*pi*Fc*R) Units: R [Ohm], Cx [F], Fc [Hz] Contributor: <u>Joakim Ögren</u> Source: ? Please send any comments to <u>Joakim Ögren</u>. Active Filter: Bessel 12dB Highpass




Active Filter: Bessel (2st order, 12 dB/octave, Highpass)

UPDATED C=4.7n-10nF Ra=1.1017/(2*pi*Fc*C) Rb=1.4688/(2*pi*Fc*C) Units: Rx [Ohm], C [F], Fc [Hz] Contributor: Joakim Ögren Source: ? Please send any comments to Joakim Ögren.




Active Filter: Bessel (3st order, 18 dB/octave, Lowpass)



R=4.7k-10 kOhm Ca=0.9548/(2*pi*Fc*R) Cb=0.4998/(2*pi*Fc*R) Cc=0.7560/(2*pi*Fc*R) Units: R [Ohm], Cx [F], Fc [Hz] Contributor: Joakim Ögren Source: ? Please send any comments to Joakim Ögren.




Active Filter: Bessel (3st order, 18 dB/octave, Highpass)



C=4.7n-10nF Ra=1.0474/(2*pi*Fc*C) Rb=2.0008/(2*pi*Fc*C) Rc=1.3228/(2*pi*Fc*C) Units: Rx [Ohm], C [F], Fc [Hz] Contributor: Joakim Ögren Source: ? Please send any comments to Joakim Ögren.



Active Filter: Bessel (4th order, 24 dB/octave, Lowpass)



R=4.7k-10 kOhm Ca=0.7298/(2*pi*Fc*R) Cb=0.6699/(2*pi*Fc*R) Cc=1.0046/(2*pi*Fc*R) Cd=0.3872/(2*pi*Fc*R) Units: R [Ohm], Cx [F], Fc [Hz] Contributor: Joakim Ögren Source: ? Please send any comments to Joakim Ögren.



Active Filter: Bessel (4th order, 24 dB/octave, Highpass)

С=4.7n-10nF Ra=1.3701/(2*pi*Fc*C) Rb=1.4929/(2*pi*Fc*C) Rc=0.9952/(2*pi*Fc*C) Rd=2.5830/(2*pi*Fc*C) Units: Rx [Ohm], C [F], Fc [Hz] Contributor: Joakim Ögren Source: ? Please send any comments to Joakim Ögren. Active Filter: Linkwitz 24dB Lowpass



Active Filter: Linkwitz (4th order, 24 dB/octave, Lowpass)

VPDATED R=4.7k-10 kOhm Ca=Cc=2*Cb Cb=Cd=1/(2*sqr(2)*pi*Fc*R) Units: R [Ohm], Cx [F], Fc [Hz] Contributor: Joakim Ögren Source: ? Please send any comments to Joakim Ögren.



Active Filter: Linkwitz (4st order, 24 dB/octave, Highpass)

UPDATED C=4.7n-10nF Ra=Rc=1/(2*sqr(2)*pi*Fc*C) Rb=Rd=2Ra Units: Rx [Ohm], C [F], Fc [Hz] Contributor: Joakim Ögren Source: ? Please send any comments to Joakim Ögren.

Defintion: DTE & DCE



Definition: DTE & DCE

DTE

DTE is acronym for Data Terminal Equipment.

Examples of DTE is computers, printers & terminals.

DCE

DCE is acronym for Data Communication Equipment.

Examples of DCE is modems.

Wiring

Wiring a cable for DTE to DCE communication is easy. All wires goes straight from pin x to pin x.

But wiring a cable for DTE to DTE (nullmodem) or DCE to DCE requires that some wires are crossed. A signal should be wire from pin x to the opposite signal at the other end. With opposite signals I mean for example Transmit & Receive.

Contributors: Joakim Ögren , Richard L. Lane

Source: ?

Please send any comments to Joakim Ögren.

This the e-mail address:

rlane@eastman.com

Choose this address in your e-mail reader.

Table Menu



- •
- <u>AWG</u>, American Wire Gauge standard <u>SI Prefixes</u>, Is 1 kW equal 1000000mW ?

Last updated 1997-09-07.

(C) <u>Joakim Ögren</u> 1996,1997

AWG Table

TABLE

UPDATED

AWG

AWG=American Wire Gauge standard

Gauge	Dia m	Area	R	I at 3A/mm2
AWG	mm	mm2	ohm/ km	mA
46	0,04	0,001 3	13700	3,8
44	0,05	0,002 0	8750	6
42	0,06	0,002 8	6070	9
41	0,07	0,003 9	4460	12
40	0,08	9 0,005 0	3420	15
39	0,09	0,006 4	2700	19
38	0,10	4 0,007 8	2190	24
37	0,11	0,009 5	1810	28
	0,12	0,011	1520	33
36	0,12	0,013		40
35	0,13	0,015	1120	45
00	0,15		970	54
34	0,16	0,020	844	60
01	0,17	0,023	757	68
33	0,18	0,026	676	75
	0,19	0,028	605	85
32	0,20	0,031	547	93
30	0,25	0,049	351	147
29	0,30	0,071	243	212
27	0,35	0,096		288
26	0,40	•	137	378
25	0,45	•		477
24	0,50 0,55	0,20 0,24	87,5 72,3	588 715

	0,60	0,28	60,7	850
22	0,65	0,33	51,7	1,0 A
	0,70	0,39	44,6	1,16 A
	0,75	0,44	38,9	1,32 A
20	0,80	0,50	34,1	1,51 A
	0,85	0,57	30,2	1,70 A
19	0,90	0,64	26,9	1,91 A
	0,95	0,71	24,3	2,12 A
18	1,00	0,78	21,9	2,36 A
	1,10	0,95	18,1	2,85 A
	1,20	1,1	15,2	3,38 A
16	1,30	1,3	13,0	3,97 A
	1,40	1,5	11,2	4,60 A
	1,50	1,8	9,70	5,30 A
14	1,60	2,0	8,54	6,0 A
	1,70	2,3	7,57	6,7 A
13	1,80	2,6	6,76	7,6 A
	1,90	2,8	6,05	8,5 A
12	2,00	3,1	5,47	9,4 A
Contributo	r: loakin	n Öaren		

Contributor: Joakim Ögren

Source: ?

Please send any comments to Joakim Ögren.

SI Prefixes Table



UPDATED

SI Prefixes

Example: 1	TW=1000	GW	(W=Watt)
------------	---------	----	----------

Symbol	Prefi	Facto
	X	r
Т	tera	1012
G	giga	109
Μ	Mega	106
k	kilo	103
h	hecto	102
da	deca	101
d	deci	10-1
С	centi	10-2
m	milli	10-3
μ	micro	10-6
n	nano	10-9
р	pico	10-12
f	femto	10-15
а	atto	10-18

Note: In the computer world things are a bit different:

Symbol	Prefi	Facto	Factor
	X	r	
Т	tera	240	1099511627776
G	giga	230	1073741824
Μ	Mega	220	1048576
k	kilo	210	1024
Contributor	lookim	Öaron	

Contributor: <u>Joakim Ögren</u>

Source: Farnell Components Catalogue

Please send any comments to Joakim Ögren.

WWW Links



UPDATED

Here are some links to good sites of technical information on the Internet.

I have a lot of pages I will add as soon as I get the time for it. They're currenly in my bookmarks file. Remember that I usually add links to pages covering a specific topic at bottom of the best suited HwB page.

Misc:

Name
TheRef
The Tech Page
Norm's Industrial Electronics
Circuit Cookbook
PC Hardware Link Page
Electrical Engineering Circuits Archive
sandpile.org: 80x86
Hard Seek
The Computer Information Centre
Amiga Alley: Hard Hacks
We-Man's Electro Stuff
Tomi Engdahl's pages
PC Mechanic UPDATED
Electronic Engineers' Toolbox
Mark's Computer Page UPDATED

Author F. Robert Falbo Various Norman Dyrvik Dan Charrois Dick Perron Jerry Russell Christian Ludloff Davide Ferrari Many Colin Thompson Stefan Wieman Tomi Engdahl David Risley EG3 Mark E. Donaldsson

<u>Comment</u>

Harddrives & controllers specificat
Harddrives & controllers specificat
Misc electronic links.
Various circuits.
Varoius Links and some own PC H
Various circuits.
Everything about 80x86 processor
Search for hardware manufacture
Contains very much about electron
Amiga related hardware hacks.
Misc electonic stuff.
You'll find almost everything here.
Good info for beginners about how
Many nice links.
WhitePapers/Info about Processor

FAQs:

<u>Name</u>

alt.comp.hardware.homebuilt FAQ sci.electronics FAQ: Repair: Pinouts FAQ <u>Author</u>

Mark Sokos Filip M. Gieszczykiewicz

Comment

Misc information about ho Misc pinouts for connector

If you have any more good links of interrest, please send me an e-mail at <u>gtech@mailhost.net</u>.

(C) <u>Joakim Ögren</u> 1996,1997

This is the URL for the WWW page: http://theref.c3d.rl.af.mil/ Open this address in your WWW browser. This the e-mail address: falbof@rl.af.mil Choose this address in your e-mail reader. This is the URL for the WWW page: http://www.blue-planet.com:80/tech/ Open this address in your WWW browser. This the e-mail address: b-planet@ix.netcom.com Choose this address in your e-mail reader. This is the URL for the WWW page: http://www.compusmart.ab.ca/ndyrvik/ Open this address in your WWW browser. This the e-mail address: ndyrvik@compusmart.ab.ca Choose this address in your e-mail reader. This is the URL for the WWW page: http://www.ee.ualberta.ca/~charro/cookbook/ Open this address in your WWW browser. This the e-mail address: charro@ee.ualberta.ca Choose this address in your e-mail reader. This is the URL for the WWW page: http://www.randomc.com/~dperr/pc_hdwe.htm Open this address in your WWW browser. This the e-mail address: dperr@randomc.com Choose this address in your e-mail reader. This is the URL for the WWW page: http://www.ee.washington.edu/eeca/ Open this address in your WWW browser. This the e-mail address: pfloyd@u.washington.edu Choose this address in your e-mail reader. This is the URL for the WWW page: http://www.sandpile.org/80x86/ Open this address in your WWW browser. This the e-mail address: ludloff@sandpile.org Choose this address in your e-mail reader. This is the URL for the WWW page: http://notes.msoft.it/hw/default.cfm Open this address in your WWW browser. This the e-mail address: ferrari@msoft.it Choose this address in your e-mail reader. This is the URL for the WWW page: http://www.compinfo.co.uk/index.htm Open this address in your WWW browser. This is the URL for the WWW page: http://www.znet.com/~colin/text/hardhack.html Open this address in your WWW browser. This the e-mail address: colin@znet.com Choose this address in your e-mail reader. This is the URL for the WWW page: http://margo.student.utwente.nl/el Open this address in your WWW browser. This the e-mail address: s.wieman@student.utwente.nl Choose this address in your e-mail reader. This is the URL for the WWW page: http://www.hut.fi/~then/ Open this address in your WWW browser. This the e-mail address: then@snakemail.hut.fi Choose this address in your e-mail reader. This is the URL for the WWW page: http://pcmech.pair.com Open this address in your WWW browser. This the e-mail address: drisley@gte.net Choose this address in your e-mail reader. This is the URL for the WWW page: http://www.eg3.com/ebox.htm Open this address in your WWW browser. This is the URL for the WWW page: http://www.eg3.com Open this address in your WWW browser. This is the URL for the WWW page: http://www.ridgecrest.ca.us/~markee/home.htm Open this address in your WWW browser. This the e-mail address: markee@ridgecrest.ca.us Choose this address in your e-mail reader. This is the URL for the ftp: ftp://ftp.netcom.com/pub/di/dibald/FAQS/achh.faq Open this address in your WWW browser or FTP client. This the e-mail address: msokos1@gl.umbc.edu Choose this address in your e-mail reader. This is the URL for the WWW page: http://www.paranoia.com/~filipg/HTML/REPAIR/F_Pinouts.html Open this address in your WWW browser. This the e-mail address: filipg@paranoia.com

Choose this address in your e-mail reader.

Download Menu



UPDATED

The Hardware Book is available in some other formats as well. Since these are converted from HTML the result may sometimes look a little bit strange. If there is some major visual errors or if a link doesn't work, feel free to send an e-mail. These versions is currently to be considered as beta. And btw, if you like to see HwB in some other format, let me know.

Visit <u>HwB at Internet</u> to download these versions.

(C) <u>Joakim Ögren</u> 1996,1997

HwB-News Menu



UPDATED

If you would like to be informed about what's happening with the Hardware Book, the HwB-News letter may be something for you. It will contain:

- Updates of The Hardware Book
- News concerning HwB.
- Info about HwB errors/typos.
- Related WWW Links

To subscribe to the HwB-News mailinglist send a mail with the text SUBSCRIBE in the body to <u>hwb-news-request@www.blackdown.org</u>

To unsubscribe to the HwB-News mailinglist send a mail with the text UNSUBSCRIBE in the body to <u>hwb-news-request@www.blackdown.org</u>

The mailing list is not a discussion mailinglist. It only contains mail from me, Joakim Ögren.

Note: It's a low traffic mailing list. Unsubscribe whenever you want, every mail contains unsubscribe instructions.

(C) <u>Joakim Ögren</u> 1996,1997

This the e-mail address:

hwb-news-request@www.blackdown.org

Choose this address in your e-mail reader.

Wanted



UPDATED

Please help me make this reference guide larger. I guess there is much more to add. Don't hesitate to send some strange pinout, circuit or cable.

If you have a strange serial-port on your dish-washer, SEND it to me :-) If it doesn't have one you could send me a circuit on how to add a serial-port to it. :-)

I have already heard from two people that have a serial port on their dish-washers :)

I'm especially searching for the following standards:

- ECB
- EIB
- USB
- IEEE1394 Firewire
- SMP16
- TURBOchannel
- SA1000
- JVC bus?
- PC-Engine/TurboGrafix 16 connectors
- Qbus
- STEbus
- SBus
- MULTIBUS
- MULTIBUS II
- MTM-Bus
- GIO
- FutureBus+
- Nec PC-FX connectors
- Kenwood CD-Player RS232-port (For example DP-M7750).
- Epson Sample E04974 Diskdrive with Signals+Power in the usual 34 pin connector.

Other information of value:

• Filters

If you have any of the above listed please send me an e-mail at <u>qtech@mailhost.net</u>.

(C) <u>Joakim Ögren</u> 1996,1997

About Hardware Book



UPDATED

What about this? Your free reference guide to electronics.

The Hardware Book is a compilation of pinouts I've found from different sources. I've tried to have the same style for all pages. This makes it easier to find information for you. I'm not trying to sell anything.

It has been developed on my sparetime and is made available to you for free. This also means that I can't guarantee that the presented information is correct. Use it on you own risk. I can't take the whole credit for HwB. I have since the first release received a great lot of mails with suggestions, questions and information. With the help of many contributors HwB has grown. Keep sending me mails...

This is me, Joakim Ögren:



Could it be even better? Perhaps if You help me. Please send any material you have that might be of interrest for this project. Send it to <u>gtech@mailhost.net</u>.

I'm looking for a sponsor, if you're interrested please let me know and I'll tell you more.

All new information since the last update is marked whether and updated or changed information is marked

UPDATED

I would like to thank the following people:

for helping me find some of the information in HwB and being a nice friend.

Karl Asha Tomas Ögren

Niklas Edmundsson

for letting me use his web-server to store HwB.

my brother, for comments and helping me with HwB.



This is what I feel like doing when nothing works :-) (C) <u>Joakim Ögren</u> 1996,1997 This the e-mail address: qtech@mailhost.net Choose this address in your e-mail reader.